



PAGE	Content
00	Revision
01	Block Diagram
02	02_FPGA Bank0
03	03_FPGA Bank13,Bank14
04	04_FPGA Bank15,Bank16
05	05_FPGA Bank34,Bank35
06	06_FPGA Bank216
07	07_FPGA Power
08	08_DDR3 SDRAM
09	09_Flash,Clock
10	10_Power
11	11_Connector
12	12_PHY









xc7a35t/100t/200tfxg484 100T/200T\_ONLY



xc7a35t/100t/200tfxg484



PUDC\_B=0: Active internal Pull up Resister



4  
3  
2  
1

A

B

C

D

E

B34 IO\_0  
DDR3\_A7  
DDR3\_A13  
DDR3\_A9  
DDR3\_A8  
DDR3\_CLK0\_P  
DDR3\_CLK0\_N  
DDR3\_A11  
DDR3\_A12  
DDR3\_A6  
DDR3\_A10  
DDR3\_A5  
DDR3\_A14  
DDR3\_WE  
DDR3\_A4  
DDR3\_S0  
DDR3\_A1  
DDR3\_BA1  
DDR3\_BA0  
DDR3\_A2  
DDR3\_A3  
DDR3\_BA2  
DDR3\_A0  
DDR3\_RAS  
DDR3\_RAS  
DDR3\_CAS

B34 IO\_0  
DDR3\_A7  
DDR3\_A13  
DDR3\_A9  
DDR3\_A8  
DDR3\_CLK0\_P  
DDR3\_CLK0\_N  
DDR3\_A11  
DDR3\_A12  
DDR3\_A6  
DDR3\_A10  
DDR3\_A5  
DDR3\_A14  
DDR3\_WE  
DDR3\_A4  
DDR3\_S0  
DDR3\_A1  
DDR3\_BA1  
DDR3\_BA0  
DDR3\_A2  
DDR3\_A3  
DDR3\_BA2  
DDR3\_A0  
DDR3\_RAS  
DDR3\_CAS

T3  
T1  
U1  
U2  
V2  
R3  
R2  
W2  
Y2  
W1  
Y1  
U3  
V3  
AA1  
AB1  
AB3  
AB2  
Y3  
AA3  
AA5  
AB5  
Y4  
AA4  
V4  
W4

U6-6

BANK34

IO\_0\_34  
IO\_L1P\_T0\_34  
IO\_L1N\_T0\_34  
IO\_L2P\_T0\_34  
IO\_L2N\_T0\_34  
IO\_L3P\_T0\_DQS\_34  
IO\_L3N\_T0\_DQS\_34  
IO\_L4P\_T0\_34  
IO\_L4N\_T0\_34  
IO\_L5P\_T0\_34  
IO\_L5N\_T0\_34  
IO\_L6P\_T0\_34  
IO\_L6N\_T0\_VREF\_34  
IO\_L7P\_T1\_34  
IO\_L7N\_T1\_34  
IO\_L8P\_T1\_34  
IO\_L8N\_T1\_34  
IO\_L9P\_T1\_DQS\_34  
IO\_L9N\_T1\_DQS\_34  
IO\_L10P\_T1\_34  
IO\_L10N\_T1\_34  
IO\_L11P\_T1\_SRCC\_34  
IO\_L11N\_T1\_SRCC\_34  
IO\_L12P\_T1\_MRCC\_34  
IO\_L12N\_T1\_MRCC\_34

IO\_L13P\_T2\_MRCC\_34  
IO\_L13N\_T2\_MRCC\_34  
IO\_L14P\_T2\_SRCC\_34  
IO\_L14N\_T2\_SRCC\_34  
IO\_L15P\_T2\_DQS\_34  
IO\_L15N\_T2\_DQS\_34  
IO\_L16P\_T2\_34  
IO\_L16N\_T2\_34  
IO\_L17P\_T2\_34  
IO\_L17N\_T2\_34  
IO\_L18P\_T2\_34  
IO\_L18N\_T2\_34  
IO\_L19P\_T3\_34  
IO\_L19N\_T3\_VREF\_34  
IO\_L20P\_T3\_34  
IO\_L20N\_T3\_34  
IO\_L21P\_T3\_DQS\_34  
IO\_L21N\_T3\_DQS\_34  
IO\_L22P\_T3\_34  
IO\_L22N\_T3\_34  
IO\_L23P\_T3\_34  
IO\_L23N\_T3\_34  
IO\_L24P\_T3\_34  
IO\_L24N\_T3\_34  
IO\_25\_34

R4 SYS\_CLK  
T4 B34\_L13\_N  
T5 DDR3\_CKE0  
U5 DDR3\_ODT  
W6 DDR3\_RESET  
W5 LED1  
U6 B34\_L16\_P  
V5 B34\_L16\_N  
R6 B34\_L17\_P  
T6 B34\_L17\_N  
Y6 B34\_L18\_P  
AA6 B34\_L18\_N  
V7 B34\_L19\_P  
W7 B34\_L19\_N  
AB7 B34\_L20\_P  
AB6 B34\_L20\_N  
V9 B34\_L21\_P  
V8 B34\_L21\_N  
AA8 B34\_L22\_P  
AB8 B34\_L22\_N  
Y8 B34\_L23\_P  
Y7 B34\_L23\_N  
W9 B34\_L24\_P  
Y9 B34\_L24\_N  
U7 RESET\_N

SYS\_CLK  
B34\_L13\_N  
DDR3\_CKE0  
DDR3\_ODT  
DDR3\_RESET  
B34\_L16\_P  
B34\_L16\_N  
B34\_L17\_P  
B34\_L17\_N  
B34\_L18\_P  
B34\_L18\_N  
B34\_L19\_P  
B34\_L19\_N  
B34\_L20\_P  
B34\_L20\_N  
B34\_L21\_P  
B34\_L21\_N  
B34\_L22\_P  
B34\_L22\_N  
B34\_L23\_P  
B34\_L23\_N  
B34\_L24\_P  
B34\_L24\_N

xc7a35t/100t/200tfxg484

U6-7

BANK35


IO\_0\_35  
IO\_L1P\_T0\_AD4P\_35  
IO\_L1N\_T0\_AD4N\_35  
IO\_L2P\_T0\_AD12P\_35  
IO\_L2N\_T0\_AD12N\_35  
IO\_L3P\_T0\_DQS\_AD5P\_35  
IO\_L3N\_T0\_DQS\_AD5N\_35  
IO\_L4P\_T0\_35  
IO\_L4N\_T0\_35  
IO\_L5P\_T0\_AD13P\_35  
IO\_L5N\_T0\_AD13N\_35  
IO\_L6P\_T0\_35  
IO\_L6N\_T0\_VREF\_35  
IO\_L7P\_T1\_AD6P\_35  
IO\_L7N\_T1\_AD6N\_35  
IO\_L8P\_T1\_AD14P\_35  
IO\_L8N\_T1\_AD14N\_35  
IO\_L9P\_T1\_DQS\_AD7P\_35  
IO\_L9N\_T1\_DQS\_AD7N\_35  
IO\_L10P\_T1\_AD15P\_35  
IO\_L10N\_T1\_AD15N\_35  
IO\_L11P\_T1\_SRCC\_35  
IO\_L11N\_T1\_SRCC\_35  
IO\_L12P\_T1\_MRCC\_35  
IO\_L12N\_T1\_MRCC\_35

IO\_L13P\_T2\_MRCC\_35  
IO\_L13N\_T2\_MRCC\_35  
IO\_L14P\_T2\_SRCC\_35  
IO\_L14N\_T2\_SRCC\_35  
IO\_L15P\_T2\_DQS\_35  
IO\_L15N\_T2\_DQS\_35  
IO\_L16P\_T2\_35  
IO\_L16N\_T2\_35  
IO\_L17P\_T2\_35  
IO\_L17N\_T2\_35  
IO\_L18P\_T2\_35  
IO\_L18N\_T2\_35  
IO\_L19P\_T3\_35  
IO\_L19N\_T3\_VREF\_35  
IO\_L20P\_T3\_35  
IO\_L20N\_T3\_35  
IO\_L21P\_T3\_DQS\_35  
IO\_L21N\_T3\_DQS\_35  
IO\_L22P\_T3\_35  
IO\_L22N\_T3\_35  
IO\_L23P\_T3\_35  
IO\_L23N\_T3\_35  
IO\_L24P\_T3\_35  
IO\_L24N\_T3\_35  
IO\_25\_35

K4 B35\_L13\_P  
J4 DDR3\_D22  
L3 DDR3\_D18  
K3 DDR3\_D20  
M1 DDR3\_DQS2\_P  
L1 DDR3\_DQS2\_N  
M3 DDR3\_D17  
M2 DDR3\_DM2  
K6 DDR3\_D21  
J6 DDR3\_D19  
L5 DDR3\_D23  
L4 DDR3\_D16  
N4 DDR3\_D25  
N3  
R1 DDR3\_D26  
P1 DDR3\_D24  
P5 DDR3\_DQS3\_P  
P4 DDR3\_DQS3\_N  
P2 DDR3\_D31  
N2 DDR3\_D27  
M6 DDR3\_D28  
M5 DDR3\_DM3  
P6 DDR3\_D30  
N5 DDR3\_D29  
L6 B35\_IO\_25

B35\_L13\_P  
DDR3\_D22  
DDR3\_D18  
DDR3\_D20  
DDR3\_DQS2\_P  
DDR3\_DQS2\_N  
DDR3\_D17  
DDR3\_DM2  
DDR3\_D21  
DDR3\_D19  
DDR3\_D23  
DDR3\_D16  
DDR3\_D25  
DDR3\_D26  
DDR3\_D24  
DDR3\_DQS3\_P  
DDR3\_DQS3\_N  
DDR3\_D31  
DDR3\_D27  
DDR3\_D28  
DDR3\_DM3  
DDR3\_D30  
DDR3\_D29  
B35\_IO\_25

VTTREF




B35 IO\_0  
DDR3\_D6  
DDR3\_D2  
DDR3\_D0  
DDR3\_D4  
DDR3\_DQS0\_P  
DDR3\_DQS0\_N  
DDR3\_D7  
DDR3\_DM0  
DDR3\_D1  
DDR3\_D5  
DDR3\_D3  
DDR3\_D14  
DDR3\_D12  
DDR3\_D10  
DDR3\_DM1  
DDR3\_DQS1\_P  
DDR3\_DQS1\_N  
DDR3\_D13  
DDR3\_D11  
DDR3\_D8  
DDR3\_D9  
DDR3\_D15  
B35\_L12\_N

B35 IO\_0  
DDR3\_D6  
DDR3\_D2  
DDR3\_D0  
DDR3\_D4  
DDR3\_DQS0\_P  
DDR3\_DQS0\_N  
DDR3\_D7  
DDR3\_DM0  
DDR3\_D1  
DDR3\_D5  
DDR3\_D3  
DDR3\_D14  
DDR3\_D12  
DDR3\_D10  
DDR3\_DM1  
DDR3\_DQS1\_P  
DDR3\_DQS1\_N  
DDR3\_D13  
DDR3\_D11  
DDR3\_D8  
DDR3\_D9  
DDR3\_D15  
B35\_L12\_N



F4  
B1  
A1  
C2  
B2  
E1  
D1  
E2  
D2  
G1  
F1  
F3  
E3  
K1  
J1  
H2  
G2  
K2  
J2  
J5  
H5  
H3  
G3  
H4  
G4

xc7a35t/100t/200tfxg484

VTTREF




+1.35V





Title: XC7A35 100 200T FXG484 4V2 0223	
Author: ALIENTEK	Date: Friday, February 23, 2024
Version: V4.0	File: 05 FPGA Bank34,Bank35
Size: A4	Sheet 05 of 12



MGTAVTT 4.7uF(1) 0.1uF(2)



MGTAVCC 4.7uF(1) 0.1uF(2)

















A

B


C

D



E

















**Power On Sequence:**  
1.0V -> 1.8V -> 1.35V & 3.3V -> VCCIO

$$V_{out}=0.6 \cdot R1/R2+0.6$$



Title: XC7A35 100 200T FXG484 4V2 0223		
Author: ALIENTEK	Date: Friday, February 23, 2024	
Version: V4.0	File: 10 Power	
Size: A4	Sheet 10 of 12	



A

B

C

D

E



X2 L5 singal must equal and not in lvds layout ,singal must 2W.

These IOs are on R5&R4, Voltage is 1.5V!!!

L5 IO total num is 45!

L6 IO total num is 35, only A100T has bank 13!

L4 IO total num is 50!

L3 IO total num is 50!

R5 IO total num is 20!

R4 IO total num is 4!

