

School of Electrical and Electronic Engineering

Machine Learning in a RISC-V SoC Implementation on a Xilinx FPGA

Mohammed Ayman Shaikh

18th April 2025

Supervisor: Dr Mohammad Eissa

A dissertation submitted in partial fulfilment of the requirements for the degree of Master of Engineering (MEng) in Electronic and Communications Engineering

Abstract

In this dissertation, I explored the design of a RISC-V System-on-Chip (SoC), aided by documentation from Imagination Technologies, based on their VeerEH1 core. This SoC was then implemented on a Xilinx FPGA, after which an Real-Time Operating System (RTOS), Zephyr, was ported to the SoC. The RTOS facilitates Machine Learning (ML) workloads, by carefully controlling timing and resource allocation for simultaneous tasks on the SoC.

This project aimed to determine the feasibility of using RISC-V for ML applications, as a lower-power alternative to the traditional CPU and GPU architectures. As time goes on, the need for lower-power alternatives for ML applications will increase, especially in energy and resource-constrained contexts like in edge computing devices. Although hardware constraints determined that deploying full-scale ML models was beyond the practical scope of this project, this project works as a proof-of-concept to confirm the practicality of using RISC-V for ML, as well as using FPGAs as a platform for SoC development and testing.

Individual Contributions

This dissertation is the result of my individual work. All content, analysis, and implementations presented herein are my own unless otherwise stated and appropriately referenced.

Acknowledgments

I would like to express my gratitude to Supervisor for their guidance and support throughout this project. I also thank the Department of Electrical and Electronic Engineering at the University of Sheffield for providing the necessary resources and infrastructure to conduct this research.

Contents

1	Bacl	kground and Motivation	5
2	Lite	rature Review	6
	2.1	Section	6
3	Met	hodology & Shizzle	7
	3.1	Section	7
	3.2	Section	7
4	Con	clusions	8
	4.1	Results	8
	4.2	Evaluation	8
	4.3	Future Work	8
	4.4	Economic, Legal, Social, Ethical and Environmental	8

List of Figures

List of Tables

2.1	Caption																															(
-----	---------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	--

Background and Motivation

Traditional CPU and GPU architectures are struggling to match the ever-increasing demand for more energy-efficient machine learning (ML) applications, with CPUs allowing for flexibility, but limited parallel-processing capabilities at scale. GPUs are optimised for parallel-processing, but are very power-consumptive. This is especially true in edge computing, where computers are closer to the source of the information, and elements like size, power consumption and data latency are subject to constraints, meaning they must be precisely managed. The reconfigurability and flexibility of Field-Programmable Gate Arrays (FPGAs), as well as their lower-power nature makes them an ideal platform for developing and experimenting with novel architectures, geared toward ML applications.

The novel architecture selected for use in this project was RISC-V, which is an Instruction Set Architecture (ISA) based on Reduced Instruction Set Computer (RISC) principles. The primary reason RISC-V was chosen is its open-source nature, allowing me to use and modify the ISA at no cost, as well as being free from any restrictions associated with licensing. This contrasts with more well-established, but proprietary ISAs like x86 and ARM, which require expensive licensing agreements and limit modification, making them simply unfeasible for the use case of this project. This is one reason why RISC-V is increasingly being adopted for use in academic contexts, with its more open philosophy allowing for more freedom to explore and experiment, helping develop a deeper understanding of computer architecture.

This freedom to modify RISC-V allows processor design to be scaled and customised to suit a wide range of applications, from embedded systems to tasks requiring high-performance computation. Its modular nature allows developers to tailor functionality to specific purposes, by including or excluding specific features, enabled by both the base ISA and additional instructions sets. Including only the necessary instruction sets allows resource allocation to be as efficient as possible

Literature Review

RISC-V is a

2.1 Section

Table 2.1: Caption

	1
Subject1	Subject2
Content	Content

Methodology & Shizzle

3.1 Section

Subsectione

3.2 Section

Conclusions

- 4.1 Results
- 4.2 Evaluation
- 4.3 Future Work

4.4 Economic, Legal, Social, Ethical and Environmental

In this dissertation, energy and resource-efficient ML is explored, utilising the RISC-V ISA to implement an SoC on an FPGA. Economically, using RISC-V, which is an open source ISA, allows tailored solutions to be created at minimal cost, by avoiding expensive licensing costs. The autonomy over design choices afforded by open-source ISAs, contrasting with proprietary ISAs like ARM and x86, also allows for unhindered customisation and optimisation, which is essential in the development of energy and resource-efficient edge computing solutions.

Legally, RISC-V being used means this project benefits from the principles of open-source software, which allows it to be used for free and modified without restrictions. Socially and ethically, this project promotes equitable access to machine learning, by basing it on an open-source ISA. Using proprietary ISAs may have stifled development and widespread technological proliferation by restricting access to only those who would be able to afford the expensive licensing costs. Environmentally, this project focuses on ML in low-power embedded devices, as opposed to using the conventional power-consumptive CPU or GPU architectures, which advances ML towards a more environmentally-friendly future.

Bibliography

[1] J. Doe, "Placeholder reference," 2025, to be replaced with real references.