


Elementos que conforman la arquitectura del MC68HC11


19 de agosto de 2025


M.I. Pedro Ignacio Rincón Gómez
ESTRUCTURA Y PROGRAMACIÓN DE
COMPUTADORAS

Diagrama de bloques de la arquitectura del MC68HC11




Unidad Central de Procesamiento







Puertos seriales




Memoria Interna




Convertidor Analógico/Digital de 8bits





Temporizadores y Contadores




Control de Interrupciones



Módulo para generar señal de reloj




Modos de operación del MC68HC11




Modos de operación del MC68HC11

MODA MODB


0	0	Single Chip
0	1	Expanded Chip
1	0	Boot Strap
1	1	Special Test




Unidad Central de Procesamiento




Arquitectura interna del CPU del MC68HC11




Se puede ver que en el interior del CPU se cuenta con un secuenciador básico




Cuenta con dos registros acumuladores de 8 bits, denotados como “A” y “B”



Una Unidad de Procesos Aritméticos de 8 bits



Cinco registros contadores de 16 bits denotados como “X”, “Y”, “AUX”, “AP” y “PC”



Conjunto de registros del CPU del MC68HC11

7	A	0	7	B	0
15		D			0

8-Bit accumulators A and B

16-Bit double accumulator D

15	X	0
----	---	---

Index register X

15	Y	0
----	---	---

Index register Y

15	SP	0
----	----	---

Stack pointer

15	PC	0
----	----	---

Program Counter

S	X	H	I	N	Z	V	C
---	---	---	---	---	---	---	---

Condition Code Register

Nota: El registro “SP” en español se conoce como “AP” Apuntador de pila

El registro de estados o de condiciones se conoce como CCR.



Condition Code Register (CCR)

C – Carry from MSB

Z – Zero

I – I-Interrupt

X – X-Interrupt

V – 2's complement overflow error

N – Negative

H – Half-Carry from Bit 3

S – Stop Disable

Nota: Cada uno de sus 8 bits, tiene una función particular