

Circuit Simulation

- This information is used to:-

- Solve the equations using nodal analysis, which for a circuit containing resistors, capacitors and current sources is simply:

$$i(v(t)) + \frac{d}{dt} q(v(t)) + u(t) = 0$$

current i entering nodes v from resistors

$v(0) = c$

Charge q entering nodes v from capacitors

current sources

Main Analysis Types

- Find the DC operating point of the circuit i.e. all voltages and currents.
- Since it is not possible to explicitly solve a system of nonlinear algebraic equations the systems are linearized and solved using Newton's method.

- ## 6 Transient Analysis


- In other words, it solves a DC Analysis for each timestep based on initial conditions.

- ## AC Analysis

Find the DC operating point and assume linearity for small signals

Example: A Simple RC Circuit

RC Circuit



*** SETTINGS ***

Simulator ~~lang~~ = spice

*** NETLIST ***

.. Parameters ..

• PARAM vdd = 5 * Supply voltage

** Voltage Source **

* VIN N1 0 AC 5 SIN (0 5 1MEG)
VIN N1 0 PULSE(0 vdd 1u) * 5V pulse with 1us delay

** Elements **

R1 N1 N2 50

C1 N2 0 1u

*** Analysis ***

* .AC DEC 10 0.1 100MEG

* .PRINT AC V(N2)

* .TRAN 1n 200u * 200 us simulation with 1ns steps

* .MEAS TRAN tau TRIG V(N2) VAL = 0.000001
RISE = 1 TARG V(N2) VAL = 0.63 * vdd RISE = 1

* .PRINT TRAN V(N2)

• END

Why DC Operating Point?

• Every simulation starts with calculation of DC Operating Point (DC OP).

→ .op calculates the voltage, current, power at each component.

→ .dc computes the op point as a function of some independent variable.

The Importance

• ac and .noise first compute the DC OP and then linearize the circuit around it to compute the small-signal behaviour of the circuit.

• tran computes the DC OP for an initial state of the circuit.

Transient simulations are then basically a collection of sequential DC ops starting with these conditions.

DC Analysis Starting Point

• DC OPs are equilibrium points, i.e. do not change with time.

• Independent sources are configured to be constant.

• $dv/dt = 0 \rightarrow$ Capacitors are open circuits.

• $di/dt = 0 \rightarrow$ Inductors are short circuits.

• DC OP Starting State

$\rightarrow$ All Caps and Inductors are removed.

$\rightarrow$ DC Sources values are assigned.

$\rightarrow$ Node Sets are assigned.

$\rightarrow$ Time Varying part of signal source is ignored.

$\rightarrow$ Initial Conditions are ignored.

Now, Nodal Analysis can be applied.


$$i(v(t)) + \frac{d}{dt} q(v(t)) + u(t) = 0$$

$$v(t) = a$$

$$\Rightarrow \frac{d}{dt} q(v(t)) = 0 \rightarrow i(v_{dc}) + u_{dc} = 0$$

DC OP Nodal Analysis

• We will write KCL using branch constitutive equations



Node 1:

$$\frac{V_2 - V_1}{R_1} + I_0 = 0$$

Node 2:

$$\frac{V_1 - V_2}{R_1} - \frac{V_2}{R_2} - \frac{V_2}{R_3} = 0$$

Let's now replace with $G_1 = \frac{1}{R_1}$ and we have

$$G_1(V_2 - V_1) + I_0 = 0$$

$$\Rightarrow G_1 V_1 - G_1 V_2 = I_0$$

$$G_1(V_1 - V_2) - G_2 V_2 - G_3 V_2 = 0$$

$$\Rightarrow -G_1 V_1 + (G_1 + G_2 + G_3) V_2 = 0$$

$$\begin{pmatrix} G_1 & -G_1 \\ -G_1 & G_1 + G_2 + G_3 \end{pmatrix} \begin{pmatrix} V_1 \\ V_2 \end{pmatrix} = \begin{pmatrix} I_0 \\ 0 \end{pmatrix}$$

- We can directly write the conductance matrix:

$$\begin{pmatrix} G_{11} & -G_{11} \\ -G_{11} & G_{11} + G_{12} + G_{13} \end{pmatrix} \begin{pmatrix} V_1 \\ V_2 \end{pmatrix} = \begin{pmatrix} I_0 \\ 0 \end{pmatrix}$$

- Diagonal Elements:

For Element a_{ii} , add all conductances attached directly to node i .

- Off Diagonal Elements:

- For Element a_{ij} , add all conductances connected directly between node i and node j . Multiply by -1 .

- For most off-diagonal elements there are no direct connections, so we get a sparse matrix which is easy to solve.

Source Vector (I):-

- For element i of the source vector, sum all source elements currents, flowing into node i and subtract all currents flowing out of node i .

Modified Nodal Analysis

- Nodal analysis doesn't work with voltage sources.

- However we know the voltage on its node, so we get an equation such as $V_i = V_{in}$

- But we don't have an ohmic relationship on the voltage source, so we add another unknown to the voltage node vector (V) i.e. I_i

Newton Raphson Method

- Modified nodal analysis works for solving circuits made of linear elements.

→ Resistors, Capacitors, Inductors, Current/Voltage Sources.

- However, not all devices are linear.
 - Diodes
 - BJTs
 - MOSFETs
- Nodal Analysis attempts to solve equations of the form $I(V_{dc}) + I_{dc} = 0$

→ However, when nonlinear elements are part of the circuit, these are nonlinear algebraic systems and so cannot be solved directly.

→ We need an algorithmic approach to find a solution

Solving Nonlinear Equations

- The Newton-Raphson method/algorithm (aka "Newton's Method")
 - Makes an initial guess on the solution $V^{(0)}$
 - Linearizes the circuit around the guess

$$J(V^{(0)}) = \frac{d}{dV} f(V^{(0)})$$

- Solves the resulting system of linear equations $J(V^{(k)})$

- Re-linearizes the circuit around the new point

$$J(V^{(k)}) = \frac{d}{dV} f(V^{(k)})$$

- Repeats until the process converges

- Formally, Newton's method solves:

By repeatedly solving $f(\hat{V}) = 0$

$$\text{or } J(V^{(k)}) (V^{(k+1)} - V^{(k)}) = -f(V^{(k)})$$

where

$$V^{(k+1)} = V^{(k)} - J^{-1}(V^{(k)}) f(V^{(k)})$$

Step 0: Initialize

set $k \leftarrow 0$

choose $V^{(0)}$

Step 2: Solve the linearized system

$$V^{(k+1)} \leftarrow V^{(k)}$$

Step 1: Linearize about $V^{(k)}$

$$J(V) = \frac{d}{dV} f(V^{(k)})$$

where J_f is the Jacobian

of f

Step 3: Iterate

set $k \leftarrow k+1$


If not converged, go to step 1

- First thing is the need to linearize our non-linear elements

- For example, a diode.
- Linearizing the diode at the operating point gives us:

$$I_{D0} = G_{eq} \cdot V_{D0} + I_{eq}$$

- So, we replace the diode with this expression (equivalent to an I_{eq} current source in parallel to an R_{eq} resistor).



- But what is the operating point?

- It looks like a chicken and egg question - we need to know the operating point (I_{D0} and V_{D0}) to find G_{eq} and I_{eq} .
- But we are looking for the operating point aren't we?
- Exactly, so we'll guess, solve and check if we were right?
- If not, we'll use the solution as our guess, re-linearize, and solve again.

Convergence

- When ~~we~~ do we stop? We'll never get the exact answer so we stop based on convergence criteria.

The Residue Criterion

- The first criterion is that KCL should be satisfied to a given degree $|f_n(V_n^{(k)})| < \epsilon_f$
- In practice, a relative criterion is used:

$$\sum I(node_i) < reltol \cdot |I_{max}| + iabstol$$

- $reltol$ is by default 0.0001
- $iabstol$ is by default 1 pA

The Update Criterion

- The second criterion is that the difference in error between the last two iterations is small.

$$|V_n^{(k)} - V_n^{(k-1)}| < \epsilon_v$$

- In practice, a relative criterion is used.
- $vabstol$ is by default 1 μ V

$$|V_n^{(k)} - V_n^{(k-1)}| < \text{reltol} \cdot \max(V_n^{(k)}, V_n^{(k-1)}) + V_{\text{abs tol}}$$

Changing Convergence Criteria

What if the circuit fails to converge?

- Spectre performs maximum iterations (default 50) only.
- This usually happens due to bad models or non-physical elements (non-continuities in the transfer curves).
- If convergence hasn't been met, it tries alternative methods to converge.
- These are homotopies.
- There are 5 homotopy algorithms: gmin, source, dpran, pran, more.
- The default is all, which tries each algorithm one after the other.

If you see that your solution is certain converging with a certain homotopy, you can select it without going through all of the options, and thus reduce runtime.

Convergence aids :- minr

- Really small resistors cause terrible convergence problems.

→ A $1 \mu\text{V}$ drop over a $1 \text{ n}\Omega$ resistor results in 1 kA of current.

→ This is easily due to a 'wrong guess' in the convergence process.

- The minr parameter:

- All resistors with $R < \text{minr}$ will be converted to minr.
- The default is $1 \text{ m}\Omega$ and shouldn't be reduced.

- In addition:

- You shouldn't really extract small resistors when extracting parasitics.

If you do then increase abs tol .

Convergence aids: g_{min}

- Circuits with a non-isolated solution have a singular jacobian.


→ For example, if there is a floating component, there are infinite solutions.

→ Another example is a CMOS inverter with $V_{IN} = V_{DD}/2$. If the FETs have infinite input impedance in saturation, the output has a range of voltages that satisfy KCL.

- Therefore, spice automatically adds big resistors to ground between potentially floating nets.

→ This is done for all nonlinear components.

→ The size of the resistors is $1/g_{min}$.



- For MOSFETs, a resistor is added between the source and drain!

The danger of g_{min}

- The g_{min} resistors are very big, so they will not affect the calculation.

- By default, $g_{min} = 10^{-12}$ ($R = 1T\Omega$)

- However, that may not always scale --

- For example, for a 1V supply, this results in a 'fake' current of 1pA through a closed transistor.

- Therefore, when dealing with small currents, g_{min} should be reduced substantially.

Convergence aids: nodeset

- Providing Newton's method with an initial guess is beneficial.

→ If the guess is close enough to the real DC point, convergence will be faster and will most likely succeed.

- To bias a multi-stable circuit (e.g. latch) towards a particular solution, an initial guess is provided with the nodeset option.
- Node Sets connect a DC source with a V2 resistor to a defined node.
- Node Sets are only used during the first convergence iteration and then released.
- Continuation methods (i.e. DC sweep) use the previous solution as the initial guess for the next simulation.
- The OP of the circuit can be saved to a file (write command) to load as a nodeset for a future simulation. (with the readns command)
- Add nodeset statements to q and qb to bias to one solution.

Saving and Loading Node Sets


- Two options for writing a nodeset file:
 - Write :- File will include state after initial DC solution.

- Write final :- Will include state after final DC sweep.
- To load a saved nodeset as the initial guess of your simulation, use the readns option.
- Note that readforce and force are slightly different (generally don't use mem).
- Another option is restart:
 - restart=yes (default) means the DC OP is calculated from the beginning if any change has occurred.
- Usually, there's no reason to change this.
- Start with a DC Operating Point
- An AC Analysis needs a bias point
 - Equivalent to a DC operating point.
 - In other words, the bias point is found by DC OP convergence.
- However, due to phase shifts, the solution may be different.
- Usually due to setting a DC Voltage on sources.

- One thing to do to eliminate some of these differences is

Do Not set the DC Voltage to 0 on V_{pulse}/V_{AC} sources.

Comprise the AC Matrix



- Equivalent to the DC matrix, with Caps and inductors added as admittances.
 - $j\omega C$ for Cap
 - $1/j\omega L$ for an inductor.

Transient Analysis

- 'Transient analysis' generates a system of non-linear ordinary differential equations.

- There is no known method to directly solve these equations.

- Instead discretize time:

e.g. using the Euler formulation

$$\frac{dq(t_i)}{dt} \approx \frac{q(t_i) - q(t_{i-1})}{t_i - t_{i-1}}$$

- This converts the problem into a system of non-linear algebraic equations.

- In other words:

First a DC OP is calculated (ok a the "initial transient solution").

- Then Caps and inductors are added and their currents and voltages are linearized according to their integral values.

- Non-linear elements are linearized.

- Newton-Raphson is used to find the DC OP for each time step throughout the transient.

- Timestamps are important to tradeoff accuracy vs runtime.

• After each timestep, the simulator:

- Decides when the next timestep should be.
- Predicts the values at the next timestep.
- Calculates the DC OP at the next timestep.
- If the error between the prediction and calculation is bigger than the Local Truncation Error (LTE), a closer (sooner) timestep is taken.
- The ^{maxstep} maximum parameter sets the maximum allowed size of a timestep.
- Breakpoints are set where pre-known discontinuities are simulated.
- Such as at VPULSE or VPWL points.
- Calculations around breakpoints are handled separately to ensure convergence.



Local Truncation Error

- LTE is the error between the calculated and predicted values at the next timestep.

• If the LTE is:

→ Smaller than the convergence criteria, the timestep is kept.

→ Otherwise, a closer timestep is chosen.



relref sets the minimum voltage.

- Point local - the largest value at this node during this iteration.
- local - the largest value at this node so far.
- global - the largest value at any node so far.

Integration Method

• Caps and inductors present an integral relationship

$$L \cdot I = \int V dt \quad C \cdot V = \int I dt$$

• The method parameter sets the integration scheme

→ euler (first order gear):

only good around discontinuities

$$\frac{dV(t_{k+1})}{dt} \approx \frac{1}{h} [V(t_{k+1}) - V(t_k)]$$

→ trap (trapezoidal):

good but can cause oscillations

$$\frac{dV(t_{k+1})}{dt} \approx \frac{2}{h} [V(t_{k+1}) - V(t_k)] - \frac{dV(t_k)}{dt}$$

→ gear2 (second order gear):

good curve fitting but can damp oscillations

$$\frac{dV(t_{k+1})}{dt} \approx \frac{3}{2h} V(t_{k+1}) - \frac{2}{h} V(t_k) + \frac{1}{2h} V(t_{k-1})$$

• If you have "fake" oscillations, it's due to using trapezoidal integration.

errpreset

• Most of the important parameters for transient analysis are present according to the errpreset parameter:

• liberal - Fast simulations but can lose accuracy.

• moderate - moderate simulation and accuracy.

• conservative - high accuracy but slow

maximum timestep $\rightarrow$ Relative error tolerance $\rightarrow$ Simulation LTB normalization $\rightarrow$ Maximum reference voltage $\rightarrow$ Integration method

errpreset maxstep reltol iteratio relref method

liberal $\frac{T_{stop} - T_{start}}{50}$ 10 3.5 sigglobal gear2

Moderate $\frac{T_{stop} - T_{start}}{50}$ 1 3.5 sigglobal traponly

Conservative $\frac{T_{stop} - T_{start}}{100}$ 0.1 10 alllocal gearonly

Convergence Aids: Initial Conditions

- Initial Conditions are the same as Node Sets, but they are not removed after the first DC OP iteration.

- Node sets are to assist in convergence.
- Initial Conditions are ^{to} set a value at a node at the beginning of the transient.
- DC OP and DC Sweep analyses ignore initial conditions.

Convergence A

- Initial Conditions can be set on the test (ic) or on caps/inds.

Saving Time Points

- Initial Conditions can also be written to a file and loaded to a simulation:
- write: file that ic of current simulation are written to.
- writefinal: file that final state of simulation is written to.
- read ic: file to read initial condition from

Other Saving options:

- savecheck: periodically save in real time minutes
- Save period: periodically save in simulation time.
- Save time: save at specific simulation timepoints.
- Save file: name of the save file.
- recover: start simulation from this file.
- inf times: times to save DC OP.
- actimes: times to run AC simulation.

Other Stuff.

Tools and Version

- The Cadence Custom IC Design includes the following ^{test} suites:
- Virtuoso (IC 6.1-8): including schematic and layout editors, Analog Design Environment (ADE), VIVA etc.
- Spectre (NMSIM) including APS, Spectre, XPS, Spectre AMS Designer, Spectre FS, Spectre X-RF etc.

Different Simulation Options are:-

- Spectre SPICE engine.
- Spectre Accelerated Parallel Simulator (APS) for high-precision and scalable multi-core simulation.
- Spectre X for high-performance, high-capacity simulation.
- Spectre Extensive Partitioning Simulator (XPS), an advanced fastSPICE engine.
- Spectre AMS Designer for mixing here with Xcelium.

Spectre APS

- Full baseline Spectre Accuracy.
 - No change to core Spectre timestamp algorithms.
- Same use as model as baseline Spectre technology.
 - Just add taps to the command line, or enable the ADE option.
- Significant performance gain on single/multiple core.
 - 5-100x simulation performance vs baseline Spectre technology for non-RF.
 - 5-20x vs baseline Spectre RF

Much larger simulation capacity

- Designs up to 10M transistors, 50M RCs (no reduction)
- EM/IR simulations with > 500M elements.

Improved Convergence over core Spectre technology.

- Unless your design is trivial in size, use the APS option.

Faster Spectre APS

- Designed to produce identical simulation results as baseline Spectre.
- More accurate: Spectre + aps
- Faster: Spectre ++aps
- Since convergence postlayout is often hard on convergence and transient simulation:
 - Spectre ++aps + postlayout
- Sometimes lightweight simulation can further speed things up
 - Spectre + taps + lite

- To manually specify the number of multithreads (default = 8)
- Spectre +aps +mt=16

Getting the Most Out of Spectre APS

++aps = moderate
(+postlayout = hpa)

Yes — Accuracy good? — No

Maximize
Performance

until
accuracy
no longer
acceptable
↓
+aps = liberal
(+postlayout)
↓
+aps = liberal
(+postlayout)

Maximize
Accuracy
until
performance
no longer
acceptable
↓

+aps = moderate
(+postlayout = hpa)
↓

+aps = conservative
(+postlayout = upa)
↓

+aps = conservative
(+postlayout = upa)
↓

End goal:
Fastest Spectre APS
setting that delivers
acceptable accuracy.

* rare* Above setting plus:
reltol: 1e-3 to 1e-4

Spectre X

Spectre X is the next generation of Spectre including:

- Enhanced Simulation Performance and capacity with a simple +preset use model.
- Highly Scalable multi-core simulation with +mt, and distributed multi-process simulation with +xdp.

- To run Spectre X with a specific preset:
→ Spectre +preset = mx input.scs
→ These presets ignore errpreset options

Option Name when to use

CX	when a golden reference is needed
ax	for high precision analog applications
mx	for most analog applications (default)
lx	for power management and other relaxed analog applications
Vx	for custom IC verification.

- For post layout you can get:
• Spectre +preset = mx +postlayout = cx

- Spectre X uses me + xdp for distributed simulation on up to 512 cores.
- Check with your sysadmin what options can work.

Spectre XPS

- Spectre XPS is the new advanced FastSpice simulator.
- Spectre +xps +mt=16 +cktpreset=dram +speed=1
- Spectre XPS has +ckptpreset options for several circuit types.
 - dram, sram, sram-pwr, pcam, flash
- There also many options for reducing parasitics, partitioning, providing more accurate analog simulation etc.

Spectre MDL

- Spectre MDL (Measurement Description Language) is a scripting language that enables you to define measurements and batch process simulations.
- Create an mdl control file
 - 'export' defines measurements
 - 'run' tells which analysis to run.
- Run the Spectre mdl command
 - spectre mdl -batch myfile.mdl -design input.scs
- Postprocess the raw data.
 - mdl -b test.mdl -r input-raw -m input-measure.