
TMS2732A 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

AUGUST 1983-REVISED FEBRUARY 1988



- Programming

 N-Channel Silicon-Gate Technology
- PEP4 Version Available with 168 Hour Burn-In, and Extended Guaranteed Operating Temperature Range from -10°C to 85°C (TMS2732A-__JP4)

PIN NOMENCLATURE A0-A11 Address Inputs E Chip Enable G/Vpp Output Enable/21 V GND Ground Q1-Q8 Outputs VCC 5-V Power Supply

description

The TMS2732A is an ultraviolet light-erasable, electrically programmable read-only memory. It has 32,768 bits organized as 4,096 words of 8-bit length. The TMS2732A only requires a single 5-volt power supply with a tolerance of $\pm 5\%$.

The TMS2732A provides two output control lines: Output Enable (\overline{G} /Vpp) and Chip Enable (\overline{E}). This feature allows the \overline{G} /Vpp control line to eliminate bus contention in multibus microprocessor systems. The TMS2732A has a power-down mode that reduces maximum power dissipation from 657 mW to 158 mW when the device is placed on standby.

This EPROM is supplied in a 24-pin dual-in-line ceramic package and is designed for operation from 0° C to 70° C. The TMS2732A is also offered in the PEP4 version with an extended guaranteed operating temperature range of -10° C to 85° C and 168 hour burn-in (TMS2732A-_ _JP4).

32.768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

operation

The six modes of operation for the TMS2732A are listed in the following table.

FUNCTION			МО	DE		
FUNCTION (PINS)	Read	Output Disable	Power Down (Standby)	Program	Program Verification	Inhibit Programming
Ē (18)	VIL	X [†]	VIH	VIL	V _{IL}	V _{IH}
G/V _{PP} (20)	VIL	VIH	χ [†]	21 V	V _{IL}	21 V
V _{CC} (24)	5 V	5 V	5 V	5 V	5 V	5 V
Q1-Q8 (9 to 11, 13 to 17)	a	HI-Z	HI-Z	D	a	HI-Z

TX = VIH or VIL

read/output disable

The two control pins (\overline{E} and \overline{G}/Vpp) must have low-level TTL signals in order to provide data at the outputs. Chip enable (\overline{E}) should be used for device selection. Output enable (\overline{G}/Vpp) should be used to gate data to the output pins.

power down

The power-down mode reduces the maximum power dissipation from 657 mW to 158 mW. A TTL high-level signal applied to E selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of G/Vpp.

erasure

The TMS2732A is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS2732A, the window should be covered with an opaque label.

programming

Note that the application of a voltage in excess of 22 V to G/Vpp may damage the TMS2732A.

After erasure (all bits in logic 1 state), logic 0s are programmed into the desired locations. A logic 0 can only be erased by ultraviolet light. In the program mode, \overline{G}/Vpp is taken from a TTL low level to 21 V and data to be programmed are applied in parallel to output pins Q1-Q8. The location to be programmed is addressed. Once data and addresses are stable, a 10-millisecond TTL low-level pulse is applied to E. The maximum width of this pulse is 11 milliseconds. The programming pulse must be applied at each location that is to be programmed. Locations may be programmed in any order.

Several TMS2732As can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

program inhibit

The program inhibit is useful when programming multiple TMS2732As connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to E of the device that is not to be programmed


program verify

After the EPROM has been programmed, the programmed bits should be verified. To verify bit states, \overline{G}/Vpp and E are set to VII.



TMS2732A 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, VCC	. -0.3 V to 7 V
Supply voltage range, Vpp	0.3 V to 22 V
Input voltage range (except program)	
Output voltage range	0.3 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

TMS2732A 32.768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

recommended operating conditions

	PARAMETER	MIN	NOM MAX	UNIT
Vcc	Supply voltage (see Note 1)	4.75	5 5.25	>
VPP	Supply voltage (see Note 2)		VCC	٧
ViH	High-level input voltage	2	V _{CC} + 1	V
VIL	Low-level input voltage	-0.1	0.8	٧
TA	Operating free-air temperature	0	70	°C

NOTES: 1. V_{CC} must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or V_{CC} is applied.

Vpp can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + Ipp.
During programming, Vpp must be maintained at 21 V (±0.5 V).

electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Voн	High-level output voltage	$I_{OH} = -400 \mu A$	2.4	V
VOL	Low-level output voltage	I _{OL} = 2.1 mA	0.45	V
Ti	Input current (leakage)	V _I = 0 V to 5.25 V	±10	μА
Ю	Output current (leakage)	V _O = 0.4 V to 5.25 V	±10	μА
ICC1	V _{CC} supply current (standby)	Ē at V _{IH} , G/V _{PP} at V _{IL}	30	mA
ICC2	V _{CC} supply current (active)	E and G/Vpp at VIL	125	mA

capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\dagger}$

	PARAME	TER	TEST CONDITIONS	TYP‡	MAX	UNIT
Ci Input capacitance All except G/Vpp		All except G/Vpp	V1 = 0 V		9	pF
~	Input capacitance	G/V _{PP}	V = 0 V		20	ρı
Co	Output capacitance		V ₀ = 0 V	8	12	pF

[†]These parameters are tested on sample basis only.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST	TMS2732A-17		TMS2732A-20		TMS2732A-25		TMS2732A-45		UNIT
		CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
ta(A)	Access time from address	C _L = 100 pF,		170		200		250		450	ns
t _{a(E)}	Access time from E	1 Series 74		170		200		250		450	ns
t _{en(G)}	Output enable time from G/Vpp	TTL load,		65		70		100		150	ns
t _{dis} †	Output disable time from E or G, whichever occurs first	$t_r \le 20 \text{ ns},$ $t_f \le 20 \text{ ns},$	0	60	0	60	0	85	0	130	ns
t _V (A)	Output data valid time after change of address, \overline{E} , or \overline{G}/V_{PP} , whichever occurs first	Gee Figure 1 and Note 3	0		0		0		0		ns

NOTE 3: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output reference levels are 0.8 V and 2.0 V.



[‡]Typical values are at T_A = 25 °C and nominal voltages.

[†]Value calculated from 0.5 V delta to measured output level. This parameter is only sampled, not 100% tested.

TMS2732A 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

recommended conditions for programming, TA = 25 °C (see Note 4)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	٧
Vpp	Supply voltage	20.5	21	21.5	٧
VIH	High-level input voltage	2		V _{CC} +1	V
VIL	Low-level input voltage	-0.1		0.8	٧
tw(E)	E pulse duration	9	10	11	ms
t _{su(A)}	Address setup time	2			μS
t _{su(D)}	Data setup time	2			μs
t _{su} (VPP)	G/Vpp setup time	2			μS
th(A)	Address hold time	0			μs
th(D)	Data hold time	2			μS
th(VPP)	G/V _{PP} hold time	2			μs
t _{rec(PG)}	G/Vpp recovery time	2			μs
t _{r(PG)G}	G/Vpp rise time during programming	50			ns
tEHD	Delay time, data valid after E low			1	μs

NOTE 4: When programming the TMS2732A, connect a 0.1 μF capacitor between G/Vpp and GND to suppress spurious voltage transients which may damage the device.

programming characteristics, T_A = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage		2		V _{CC} +1	V
ViL	Low-level input voltage		-0.1		0.8	٧
Voн	High-level output voltage (verify)	I _{OH} = -400 μA	2.4			V
VOL	Low-level output voltage (verify)	I _{OL} = 2.1 mA			0.45	٧
lį	Input current (all inputs)	VI = VIL or VIH			10	μΑ
lpp	Supply current	E = VIL, G = Vpp		- 4	50	mA
1CC	Supply current				125	mA
tdis(PR)	Output disable time		 0		130	ns

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. TYPICAL OUTPUT LOAD CIRCUIT

AC testing input/output wave forms




A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both inputs and outputs.

read cycle timing




standby mode



NOTE 3: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2.0 V.



program cycle timing



NOTE 3: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2.0 V.