

16K (2K x 8) NMOS UV EPROM

- 2048 x 8 ORGANIZATION.
- 525 MW MAX ACTIVE POWER, 132 MW MAX STANDBY POWER.
- ACCESS TIME M/ET2716-1, 350 ns; M/ET2716, 450 ns.
- SINGLE 5V SUPPLY.
- STATIC-NO CLOCKS REQUIRED.
- INPUTS AND OUTPUTS TTL COMPATIBLE DURING BOTH READ AND PROGRAM MODES
- THREE-STATE OUTPUT WITH OR-TIE CAPA-BILITY.
- EXTENDED TEMPERATURE RANGE (F6).
- 25V PROGRAMMING VOLTAGE.

DESCRIPTION

The M/ET2716 is a high speed 16K UV erasable and electrically reprogrammable EPROM ideally suited for applications where fast turn around and pattern experimentation are important requirements.

The M/ET2716 is housed in a 24-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

PIN FUNCTIONS

A0-A10	ADDRESS INPUT
O0-O7 (Q0-Q7)	DATA OUTPUTS
CE/PGM (E/P)	CHIP ENABLE/PROGRAM
ŌĒ (G)	OUTPUT ENABLE
V _{PP}	READ 5V, PROGRAM 25V
Vcc	POWER (5V)
V _{SS}	GROUND

NOTE: Symbols in parentheses are proposed JEDEC standard.




Figure 1 : Pin Connection





Figure 2: Block Diagram



PIN CONNECTION DURING READ OR PROGRAM

	PIN NAME/NUMBER						
MODE	CE/PGM (E/P) 18	OE (G) 20	V _{PP} 21	V _{CC} 24	OUTPUTS 9-11, 13-17		
READ	V _{1L}	V _{IL}	5	5	D _{OUT}		
PROGRAM	Pulsed V _{IL} to V _{IH}	VIH	25	5	D _{IN}		

^{*} Symbols in parentheses are proposed JEDEC standard.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Т _{АМВ}	Temperature under bias (Extended temperature range)	-10 to +80 (-50 to +95)	°C
T _{STG}	Storage temperature	-65 to +125	°C
V _{PP}	V _{PP} Supply voltage with respect to V _{SS}	26.5V to -0.3	٧
V _{IN}	All input or output voltages with respect to V _{SS}	6V to -0.3	٧
P _D	Power dissipation	1.5	W
	Lead temperature (soldering 10 seconds)	+300	°C

NOTE: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.



READ OPERATION

DC CHARACTERISTICS (1)

 $T_A = 0^{\circ}C$ to $+ 70^{\circ}C$ (6), $V_{CC} = 5V \pm 5\%$ for M/ET2716, $V_{CC} = 5V \pm 10\%$ for M/ET2716-1 $V_{PP} = V_{CC}$ (3), V_{SS} = 0V, (Unless otherwise specified).

Symbol	Parameter	Test Condition		Unit		
	raiailletei	rest Condition	Min	Тур	Max	Oilit
ILI	Input Current	$V_{IN} = 5.25V$ or $V_{IN} = V_{IL}$			10	μΑ
ILO	Output Leakage Current	V _{OUT} = 5.25V, $\overline{\text{CE}}/\text{PGM} = 5\text{V}$			10	μΑ
I _{PP1}	V _{PP} Supply Curent	V _{PP} = 5.25V			5	mA
I _{CC1}	V _{CC} Supply Current (Standby)	Œ/PGM = V _{IH} , ŌE = V _{IL}		10	25	mA
I _{CC2}	V _{CC} Supply Current (Active)	CE/PGM = OE = V _{IL}		.57	100	mA
V _{IL}	Input low voltage		-0.1		0.8	٧
V _{IH}	Input high voltage		2.0		V _{CC} + 1	٧
V _{OH}	Output high voltage	Ι _{ΟΗ} = -400 μΑ	2.4			٧
V _{OL}	Output low voltage	I _{OL} = 2.1 mA			0.45	٧

AC CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $+ 70^{\circ}C$ (6), $V_{CC} = 5V \pm 5\%$ for M/ET2716, $V_{CC} = 5V \pm 10\%$ for M/ET2716-1 $V_{PP} = V_{CC}$ (3), $V_{SS} = 0V$, (Unless otherwise specified).

Symbols		Parameter	Test Condition	M/ET2716-1		M/ET2716		Unit
Stand	Jedec	Farameter	rest Condition	Min	Max	Min	Max	0
tacc	TAVQV	Address to Output Delay	$\overline{CE}/PGM = \overline{OE} = V_{IL}$		350		450	ns
t _{CE}	TELQV	CE to Output Delay	OE = VIL		350		450	ns
toE	TGLQV	OE to Output Delay	CE/PGM = V _{IL}		120		120	ns
t _{DF} ⁽⁵⁾	TGHQZ	OE or CE High to Output H _{I-Z}	CE/PGM = V _{IL}	0	100	0	100	ns
ton	TAXQX	Address to Output Hold	$\overline{\text{CE}}/\text{PGM} = \overline{\text{OE}} = V_{\text{IL}}$	0		0		ns
t _{OD}	TEHQZ	CE to Output H _{I-Z}	OE = V _{IL}	0	100	0	100	ns

CAPACITANCE (4)

 $T_A = 25^{\circ}C$, f = 1 MHz

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Cin	Input Capacitance	V _{IN} = 0V		4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		8	12	рF

- NOTES: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

 2. Typical conditions are for operation at: T_A = 25°C, V_{CC} = 5V, V_{PP} = V_{CC} and V_{SS} = 0V.

 3. V_{PP} may be connected to V_{CC} except during program.

 - Capacitance is guaranteed by periodic testing. T_A = 25°C, f = 1MHz.
 t_{DF} is specified from OE or CE whichever occurs first. This parameter is only sampled and not 100% tested.
 - 6. $T_A = -40^{\circ}C$ to $+85^{\circ}C$ for the F6 version (extended range).

READ OPERATION (Continued)

AC TEST CONDITIONS

Input Rise and Fall Times

≤ 20 ns

Input Pulse Levels

: 0.45 to 2.4V

Timing Measurement Reference Levels:

Inputs: 0.8 and 2V - Outputs: 0.8 and 2V

Figure 3: AC Testing Input/Output Waveform




Figure 4: AC Testing Load Circuit





Figure 5 : AC Waveforms



- NOTES: 1. Typical values are for T_{AMB} = 25°C and nominal supply voltage.
 - 2. This parameter is only sampled and not 100% tested.
 - OE may be delayed up to tacc toE after the falling edge CE without impact on tacc.
 toF is specified from OE or CE whichever occurs first.

DEVICE OPERATION

The M/ET2716 has 3 modes of operation in the normal system environment. These are shown in Table 1.

READ MODE

The M/ET2716 read operation requires that $\overline{OE} = V_{IL}$, $\overline{CE}/PGM = V_{IL}$ and that addresses A0-A10 have been stabilized. Valid data will appear on the output pins after time t_{ACC} , t_{OE} or t_{CE} (see Switching Time Waveforms) depending on which is limiting.

DESELECT MODE

The M/ET2716 is deselected by making $\overline{OE} = V_{IH}$. This mode is independent of \overline{CE}/PGM and the condition of the adresses. The outputs are Hi-Z when $\overline{OE} = V_{IH}$. This allows OR-tying 2 or more M/ET2716's for memory expansion.

STANDBY MODE (Power Down)

The M/ET2716 may be powered down to the standby mode by making $CE/PGM = V_{IH}$. This is independent of \overline{OE} and automatically puts the outputs in their Hi-Z state. The power is reduced to 25% (132 mW max) of the normal operating power. V_{CC} and V_{PP} must be maintained at 5V. Access time at power up remains either t_{ACC} or t_{CE} (see Switching Time Waveforms).

PROGRAMMING

The M/ET2716 is shipped from SGS-THOMSON completely erased. All bits will be at "1" level (output high) in this initial state and after any full erasure. Table II shows the 3 programming modes.

PROGRAM MODE

The M/ET2716 is programmed by introducing "0"s into the desired locations. This is done 8 bits (a byte) at a time. Any individual address, a sequence of addresses, or addresses chosen at random may be programmed. Any or all of the 8 bits associated with an address location may be programmed with a single program pulse applied to the chip enable pin. All input voltage levels including the program pulse on chip enable are TTL compatible. The programming sequence is:

Table 2 : Programming Modes ($V_{CC} = 5V$)

	PIN NAME/NUMBER						
MODE	CE/PGM (E/P) 18	OE (G) 20	V _{PP} 21	OUTPUTS 9-11, 13-17			
PROGRAM	Pulsed V _{IL} to V _{IH}	V _{IH}	25	D _{IN}			
PROGRAM VERIFY	V _{IL}	V _{IL}	25 (5)	D _{OUT}			
PROGRAM INHIBIT	V _{IL}	V _{IH}	25	Hi-Z			

Table 1 : Operating Modes $(V_{CC} = V_{PP} = 5V)$

	PIN NAME/NUMBER				
MODE	CE/PGM (E/P) 18	OE (G) 20	OUTPUTS 9-11, 13-17		
READ	V _{IL}	V _{IL}	Dout		
DESELECT	Don't Care	V _{IH}	Hi-Z		
STANDBY	VIH	Don't Care	Hi-Z		

With $V_{PP}=25V$, $V_{CC}=5V$, $\overline{OE}=V_{IH}$ and $\overline{CE}/PGM=V_{IL}$, an address is selected and the desired data word is applied to the output pins ($V_{IL}="0"$ and $V_{IH}="1"$ for both address and data). After the address and data signals are stable the program pin is pulsed from V_{IL} to V_{IH} with a pulse width between 45 ms and 55 ms. Multiple pulses are not needed but will not cause device damage. No pins should be left open. A high level (V_{IH} or higher) must not be maintained longer than $t_{PW(MAX)}$ on the program pin during programming. M/ET2716's may be programmed in parallel with the same in this mode.

PROGRAM VERIFY MODE

The programming of the M/ET2716 may be verified either 1 word at a time during the programming (as shown in the timing diagram) or by reading all of the words out at the end of the programming sequence. This can be done with V_{PP} = 25V (or 5V) in either case. V_{PP} must be at 5V for all operating modes and can be maintained at 25V for all programming modes.

PROGRAM INHIBIT MODE

The program inhibit mode allows programming several M/ET2716's simultaneously with different data for each one by controlling which ones receive the program pulse. All similar inputs of the M/ET2716 may be paralleled. Pulsing the program pin (from $V_{\rm IL}$ to $V_{\rm IH})$ will program a unit while inhibiting the program pulse to a unit will keep it from being programmed and keeping $\overline{\rm OE} = V_{\rm IH}$ will put its outputs in the Hi-Z state.


ERASING

The M/ET2716 is erased by exposure to high intensity ultraviolet light through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current. It is recommended that the M/ET2716 be kept out of direct sunlight. The UV content of sunlight may cause a partial erasure of some bits in a relatively short period of time.

An ultraviolet source of 2537 A yielding a total integrated dosage of 15 watt-seconds/cm² power rating is used. The M/ET2716 to be erased should be placed 1 inch away from the lamp and no filters should be used.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at 1 inch. The erasure time is increased by the square of the distance (if the distance is doubled the erasure time goes up by a factor of 4). Lamps lose intensity as they age, it is therefore important to periodically check that UV system is in good order. This will ensure that the EPROM programs are being completely erased. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and system designs have been erroneously suspected when incomplete erasure was the basic problem.

Figure 6: Timing Diagram



NOTE: Symbols in parentheses are proposed JEDEC standard.

PROGRAMMING OPERATION

DC AND OPERATING CHARACTERISTICS

 $(T_A = 25^{\circ}C \pm 5^{\circ}C, V_{CC} = 5V \pm 5V, V_{PP} = 25V \pm 1V)$ Notes 1 and 2

Symbol	Parameter		Unit		
	raiametei	Min	Тур	Max	Onn
I _{LI} ⁽³⁾	Input Leakage Current			10	μА
VIL	Input Low Level	-0.1		0.8	٧
V _{IH}	Input High Level	2.0		V _{CC} +1	٧
Icc	V _{CC} Power Supply Current			100	mA
I _{PP1}	V _{PP} Supply Current			5	mA
I _{PP2} (5)	V _{PP} Supply Current During Programming Pulse			30	mA

AC CHARACTERISTICS


(T_A = 25°C \pm 5°C, V_{CC} = 5V \pm 5 %, V_{PP} = 25V \pm 1V) Notes 1, 2 and 6

Symbols		Parameter		Unit		
Stand	Jedec	raianietei	Min	Тур	Max	Oiii
t _{AS}	TAVPH	Address Setup Time	2			μs
tos	TGHPH	OE Setup Time	2			μѕ
t _{DS}	TDVPH	Data Setup Time	2			μs
t _{AH}	TPLAX	Address Hold Time	2			μs
toH	TPLGX	OE Hold Time	2			μs
t _{DH}	TPLDX	Data Hold Time	2			μs
t _{DF} (4)	TGHQZ	Chip disable to Output Float Delay	0		100	ns
t _{OE} (4)	TGLQV	Output Enable to Ouput Delay			120	ns
t _{PW}	TPHPL	Program Pulse Width	45	50	55	ms
t _{PR}	TPH1PH2	Program Pulse Rise Time	5			ns
tpF	TPL2PL1	Program Pulse Fall Time	5			ns

NOTES: 1. V_{CC} must be applied at the same time of before V_{PP} and removed after or at the same time as V_{PP}. To prevent damage to the device it must not be inserted into a board with power applied.

- 2. Care must be taken to prevent overshoot of the VPP supply when switching + 25V.
- 3. $0.45V \le V_{IN} < 5.25V$.
- 4. $\overline{CE}/PGM = V_{IL}$, $V_{PP} = V_{CC}$.
- 5. $V_{PP} = 26V$.
- 6. Transition times ≤ 20 ns unless otherwise noted.

Figure 7: Switching Time Waveforms



NOTE: Symbols in parentheses are proposed JEDEC standard.

ORDERING INFORMATION

Part Number	Access Time	Supply Voltage	Temp. Range	Package
ET2716Q	450 ns	5 V ± 5%	0 to +70°C	DIP-24
ET2716Q-1	350 ns	5 V ± 10%	0 to +70°C	DIP-24
M2716F1	450 ns	5 V ± 5%	0 to +70°C	DIP-24
M2716-1F1	350 ns	5 V ± 10%	0 to +70°C	DIP-24
M2716F6	450 ns	5 V ± 5%	-40 to +85°C	DIP-24
M2716-1F6	350 ns	5 V ± 10%	-40 to +85°C	DIP-24

PACKAGE MECHANICAL DATA

Figure 8: 24-PIN CERAMIC DIP BULL'S EYE

