



## MM2758 8,192-Bit (1024 × 8) UV Erasable PROM

### General Description

The MM2758 is a high speed 8k UV erasable and electrically reprogrammable EPROM, ideally suited for applications where fast turnaround and pattern experimentation are important requirements.

The MM2758 is packaged in a 24-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.

This EPROM is fabricated with the reliable, high volume, time proven, N-channel MOS silicon gate technology.


### Features

- Access time—450 ns
- Low power consumption
  - Active power: 525 mW max
  - Standby power: 132 mW max (75% savings)
- Single 5V power supply
- Pin compatible to National's higher density EPROMs
- Static—no clocks required
- TTL compatible inputs/outputs
- TRI-STATE® output

### Block and Connection Diagrams


#### Pin Names

Pin Name	Function
A0-A14	Addresses
CE	Chip Enable
OE	Output Enable
O <sub>0</sub> -O <sub>7</sub>	Outputs
PGM	Program
NC	No Connect
*A <sub>R</sub>	Select Reference Input Level



27C256 27256	27C128 27128	27C64 2764	27C32 2732	27C16 2716
Vpp	Vpp	Vpp		
A12	A12	A12		
A7	A7	A7	A7	A7
A6	A6	A6	A6	A6
A5	A5	A5	A5	A5
A4	A4	A4	A4	A4
A3	A3	A3	A3	A3
A2	A2	A2	A2	A2
A1	A1	A1	A1	A1
A0	A0	A0	A0	A0
O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>	O <sub>0</sub>
O <sub>1</sub>	O <sub>1</sub>	O <sub>1</sub>	O <sub>1</sub>	O <sub>1</sub>
O <sub>2</sub>	O <sub>2</sub>	O <sub>2</sub>	O <sub>2</sub>	O <sub>2</sub>
GND	GND	GND	GND	GND

#### Dual-In-Line Package



27C16 2716	27C32 2732	27C64 2764	27C128 27128	27C256 27256
Vcc	Vcc	Vcc	Vcc	Vcc
		PGM	PGM	A14
A8	A8	A8	A8	A8
A9	A9	A9	A9	A9
Vpp	A11	A11	A11	A11
OE	OE/Vpp	OE	OE	OE
A10	A10	A10	A10	A10
CE	CE	CE	CE	CE
O <sub>7</sub>	O <sub>7</sub>	O <sub>7</sub>	O <sub>7</sub>	O <sub>7</sub>
O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>
O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>
O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>
O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>

Note: National's socket compatible EPROM pin configurations are shown in the blocks adjacent to the MM2758 pins.

\* For MM2758A, A<sub>R</sub> = V<sub>IL</sub> for all operating modes.

\* For MM2758B, A<sub>R</sub> = V<sub>IH</sub> for all operating modes.

Order Number MM2758Q-A or MM2758Q-B  
NS Package Number J24A-Q

TL/D/5475-2

**Absolute Maximum Ratings** (Note 1)

Temperature Under Bias	− 10°C to + 80°C
Storage Temperature	− 65°C to + 125°C
All Input or Output Voltages with Respect to Ground	+ 6.5V to − 0.3V
V <sub>PP</sub> Supply Voltage with Respect to Ground During Program	+ 26.5V to − 0.3V
Power Dissipation	1.5W
Lead Temperature (Soldering, 10 seconds)	300°C

**Operating Conditions** (Note 9)

Temperature Range	0°C–70°C
V <sub>CC</sub> Power Supply (Notes 2 and 3)	5V ± 5%
V <sub>PP</sub> Power Supply (Note 3)	V <sub>CC</sub>

**READ OPERATION****DC and Operating Characteristics**

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = V <sub>CC</sub> or GND			10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = V <sub>CC</sub> or GND, $\overline{CE} = V_{IH}$			10	μA
I <sub>CC1</sub>	V <sub>CC</sub> Current (Standby)	$\overline{CE} = V_{IH}$		10	25	mA
I <sub>CC2</sub> (Note 3)	V <sub>CC</sub> Current (Active)	$\overline{OE} = \overline{CE} = V_{IL}$ , I/O = 0 mA		57	100	mA
V <sub>IL</sub>	Input Low Voltage		− 0.1		0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = − 400 μA	2.4			V

**AC Characteristics**

Symbol	Parameter	Conditions	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		450	ns
t <sub>CE</sub>	$\overline{CE}$ to Output Delay	$\overline{OE} = V_{IL}$		450	ns
t <sub>OE</sub>	Output Enable to Output Delay	$\overline{CE} = V_{IL}$		120	ns
t <sub>DF</sub>	Output Enable High to Output Float	$\overline{CE} = V_{IL}$	0	100	ns
t <sub>OH</sub> (Note 5)	Output Hold from Addresses, $\overline{CE}$ or $\overline{OE}$ , Whichever Occurred First	$\overline{CE} = \overline{OE} = V_{IL}$	0		ns

**Capacitance** (Note 5) (T<sub>A</sub> = + 25°C, f = 1 MHz)

Symbol	Parameter	Conditions	Typ	Max	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

**AC Test Conditions**

Output Load	1 TTL Gate and C <sub>L</sub> = 100 pF
Input Rise and Fall Times	≤ 20 ns
Input Pulse Levels	0.8V to 2.2V
Timing Measurement Reference Level	
Inputs	1V and 2V
Outputs	0.8V and 2V



**PROGRAMMING CHARACTERISTICS** (Note 1)**DC Programming Characteristics** (Notes 2 and 3) ( $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ ,  $V_{PP} = 25\text{V} \pm 1\text{V}$ )

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$I_{LI}$	Input Current (for Any Input)	$V_{IN} = V_{CC}$ or GND			10	$\mu\text{A}$
$I_{PP}$	$V_{PP}$ Supply Current During Programming Pulse	$\overline{CE}/\text{PGM} = V_{IH}$			30	mA
$I_{CC}$	$V_{CC}$ Supply Current				100	mA
$V_{IL}$	Input Low Level		-0.1		0.8	V
$V_{IH}$	Input High Level		2.0		$V_{CC} + 1$	V

**AC Programming Characteristics** (Notes 2 and 3) ( $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ ,  $V_{PP} = 25\text{V} \pm 1\text{V}$ )

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{AS}$	Address Set-Up Time		2			$\mu\text{s}$
$t_{OES}$	$\overline{OE}$ Set-Up Time		2			$\mu\text{s}$
$t_{DS}$	Data Set-Up Time		2			$\mu\text{s}$
$t_{AH}$	Address Hold Time		2			$\mu\text{s}$
$t_{OEH}$	$\overline{OE}$ Hold Time		2			$\mu\text{s}$
$t_{DH}$	Data Hold Time		2			$\mu\text{s}$
$t_{DF}$	Output Enable to Output Float Delay	$\overline{CE}/\text{PGM} = V_{IL}$	0		160	ns
$t_{OE}$	Output Enable to Output Delay	$\overline{CE}/\text{PGM} = V_{IL}$			160	ns
$t_{PW}$	Program Pulse Width		45	50	55	ms
$t_{PRT}$	Program Pulse Rise Time		5			ns
$t_{PFT}$	Program Pulse Fall Time		5			ns

**AC Test Conditions**

$V_{CC}$	$5\text{V} \pm 5\%$
$V_{PP}$	$25\text{V} \pm 1\text{V}$
Input Rise and Fall Times	$\leq 20\text{ ns}$
Input Pulse Levels	0.8V to 2.2V
Timing Measurement Reference Level	
Inputs	1V and 2V
Outputs	0.8V and 2V

## Functional Description

### DEVICE OPERATION

The five modes of operation of the MM2758 are listed in Table I. It should be noted that all inputs for the five modes are at TTL levels. The power supplies required are a 5V  $V_{CC}$  and a  $V_{PP}$ . The  $V_{PP}$  power supply must be at 25V during the three programming modes, and must be at 5V in the other two modes.

#### Read Mode

The MM2758 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

#### Standby Mode

The MM2758 has a standby mode which reduces the active power dissipation by 75%, from 525 mW to 132 mW. The MM2758 is placed in the standby mode by applying a TTL high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

#### Output OR-Tying

Because MM2758s are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- the lowest possible memory power dissipation, and
- complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  (pin 18) be decoded and used as the primary device selecting function, while  $\overline{OE}$  (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

### Programming

**CAUTION:** Exceeding 26.5V on pin 21 ( $V_{PP}$ ) will damage the MM2758.

Initially, and after each erasure, all bits of the MM2758 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The MM2758 is in the programming mode when the  $V_{PP}$  power supply is at 25V and  $\overline{OE}$  is at  $V_{IH}$ . It is required that a 0.1  $\mu$ F capacitor be placed across  $V_{PP}$ ,  $V_{CC}$  to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 ms, active high, TTL program pulse is applied to the  $\overline{CE}/PGM$  input. A program pulse must be applied at each address location to be programmed. You can program any location at any time—either individually, sequentially, or at random. The program pulse has a maximum width of 55 ms. The MM2758 must not be programmed with a DC signal applied to the  $\overline{CE}/PGM$  input.

Programming of multiple MM2758s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled MM2758s may be connected together when they are programmed with the same data. A high level TTL pulse applied to the  $\overline{CE}/PGM$  input programs the paralleled MM2758s.

#### Program Inhibit

Programming multiple MM2758s in parallel with different data is also easily accomplished. Except for  $\overline{CE}/PGM$ , all like inputs (including  $\overline{OE}$ ) of the parallel MM2758s may be common. A TTL level program pulse applied to an MM2758's  $\overline{CE}/PGM$  input with  $V_{PP}$  at 25V will program that MM2758. A low level  $\overline{CE}/PGM$  input inhibits the other MM2758 from being programmed.

#### Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with  $V_{PP}$  at 25V. Except during programming and program verify,  $V_{PP}$  must be at  $V_{CC}$ .

TABLE I. Mode Selection

Mode	Pins $\overline{CE}/PGM$ (18)	$\overline{OE}$ (20)	$V_{PP}$ (21)	$V_{CC}$ (24)	Outputs (9-11, 13-17)
Read	$V_{IL}$	$V_{IL}$	$V_{CC}$	5	$D_{OUT}$
Standby	$V_{IH}$	Don't Care	$V_{CC}$	5	Hi-Z
Program	Pulsed $V_{IL}$ to $V_{IH}$	$V_{IH}$	25	5	$D_{IN}$
Program Verify	$V_{IL}$	$V_{IL}$	25	5	$D_{OUT}$
Program Inhibit	$V_{IL}$	$V_{IH}$	25	5	Hi-Z

## Functional Description (Continued)

### ERASURE CHARACTERISTICS

The erasure characteristics of the MM2758 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\text{\AA}$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000  $\text{\AA}$ –4000  $\text{\AA}$  range. Data shows that constant exposure to room-level fluorescent lighting could erase the typical MM2758 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the MM2758 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the MM2758 window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the MM2758 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms ( $\text{\AA}$ ). The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of 15W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 21 minutes using an ultraviolet lamp with a 12,000  $\mu\text{W}/\text{cm}^2$  power rating. The MM2758 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

Note: The MM2758 may take up to 60 minutes for complete erasure to occur.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one

inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced on the falling and rising edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that a 0.1  $\mu\text{F}$  ceramic capacitor be used on every device between  $V_{CC}$  and GND. This should be a high frequency capacitor of low inherent inductance. In addition, a 4.7  $\mu\text{F}$  bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effects of the PC board traces.