
# HN462716, HN462716G

# 2048-word × 8-bit U.V. Erasable and Electrically Programmable Read Only Memory

The HN462716 is a 2048 word by 8 bit erasable and electrically programmable ROMs. This device is packaged in a 24-pin, dual-inline package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern, whereby a new pattern can then be written into the device.

- Single Power Supply · · · · +5V ±5%
- Simple Programming · · · · Program Voltage: +25V DC
   Programs with One 50ms Pulse
- Static . . . . . No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Fully Decoded-on Chip Address Decode
- Access Time · · · · · 450ns Max.
- Low Power Dissipation 555mW Max. Active Power 161mW Max. Standby Power
- Three State Output · · · · · OR- Tie Capability
- Interchangeable with Intel 2716

### **■ BLOCK DIAGRAM**




#### **■ PROGRAMMING OPERATION**

Pins	CE (18)	OE (20)	V <sub>PP</sub> (21)	Vcc (24)	Outputs (9~11, 13~17)
Read	VIL	VIL	+5	+5	Dout
Deselect	Don't Care	$V_{IH}$	+5	+5	High Z
Power Down	V <sub>IH</sub>	Don't Care	+5	+5	High Z
Program	Pulsed VIL to VIH	$V_{IH}$	+ 25	+5	Din
Program Verify	VIL	$V_{IL}$	+25	+5	Dout
Program Inhibit	V <sub>IL</sub>	$V_{IH}$	+25	+5	High Z


# **ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Value	Unit	
Operating Temperature Range	Topr	0 to +70	°C	
Storage Temperature Range	Tsts	-65 to +125	°C	
All Input and Output Voltages*	V 7	-0.3 to +7	v	
V <sub>PP</sub> Supply Voltage*	$V_{PP}$	-0.3  to  +28	v	

<sup>\*</sup> With respect to Ground



### PIN ARRANGEMENT



## **■ READ OPERATION**

# • DC AND OPERATING CHARACTERISTICS ( $T_a=0$ to $+70^{\circ}$ C, $V_{cc}=5V\pm5\%$ , $V_{PP}=V_{cc}\pm0.6V$ )

Item	Symbol	Test Condition	min.	typ.	max.	Unit
Input Leakage Current	Iи	$V_{IN}=5.25\mathrm{V}$	_	-	10	μA
Output Leakage Current	ILO	$V_{OUT} = 5.25 \text{ V}/0.4 \text{ V}$	_	_	10	μA
V <sub>PP</sub> Current	I <sub>PP1</sub>	$V_{PP}=5.85\mathrm{V}$	_	_	5	m A
Vcc Current (Standby)	Iccı	$\overline{\text{CE}} = V_{IH}, \overline{\text{OE}} = V_{IL}$	_	13	25	m A
Vcc Current (Active)	Icc2	$\overline{OE} = \overline{CE} = V_{IL}$	_	56	100	m A
Input Low Voltage	VIL		-0.1	_	0.8	v
Input High Voltage	VIH		2.0	_	Vcc+1	v
Output Low Voltage	Vol	Iοι = 2.1 m A		_	0.4	v
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -400 \mu\text{A}$	2.4	_	_	v

Note:  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

### • AC CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{cc}=5V\pm5\%$ , $V_{PP}=V_{cc}\pm0.6V$ )

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Address to Output Delay	tacc	$\overline{OE} = \overline{CE} = V_{IL}$	_	_	450	ns
CE to Output Delay	t CE	$\overline{OE} = V_{IL}$	_	_	450	ns
OE to Output Delay	tοε	$\overline{\text{CE}} = V_{IL}$	_	_	120	ns
OE High to Output Float*	tor	$\overline{\text{CE}} = V_{IL}$	0	-	100	ns
Address to Output Hold	toн	$\overline{OE} = \overline{CE} = V_{IL}$	0	_	_	ns

<sup>\*:</sup> tur defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

## • CAPACITANCE (Ta = 25°C, f = 1MHz)

Item	Symbol	Test Condition	typ.	max.	Unit
Input Capacitance	Cin	V <sub>IN</sub> == 0 V	-	6	pF
Output Capacitance	Cout	$V_{OUT} = 0 \text{ V}$	_	12	pF

### • SWITCHING CHARACTERISTICS


**Test Conditions** 

Input Pulse Levels: 0.8V to 2.2V
Input Rise and Fall Times: ≤ 20 ns


Output Load: 1TTL Gate + 100 pF
Reference Level for Measuring Timing: Inputs 1V and 2V

Outputs 0.8V and 2V


### READ MODE $(\overline{CE} = V_{IL})$




### STANDBY MODE $(\overline{OE} = V_{lL})$




## • TYPICAL CHARACTERISTICS



Temperature (°C)





# • DC PROGRAMMING CHARACTERISTICS ( $Ta=25^{\circ}\text{C}\pm5^{\circ}\text{C}$ , $Vcc=5\text{V}\pm5\%$ , $V_{PP}=25\text{V}\pm1\text{V}$ )

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Input Leakage Current	Iμ	$V_{IN}=5.25\mathrm{V}$	_	_	10	μA
VPP Supply Current	I <sub>PP1</sub>	CE = VIL	_	_	5	m A
VPP Supply Current During Programming	I <sub>PP2</sub>	$\overline{CE} = V_{IH}$	_		30	m A
Vcc Supply Current	Icc		_	_	100	m A
Input Low Level	VIL		-0.1	-	0.8	v
Input High Level	VIH		2.0		Vcc+1	V

## • AC PROGRAMMING CHARACTERISTICS ( $Ta=25^{\circ}C\pm5^{\circ}C$ , $Vcc=5V\pm5\%$ , $V_{PP}=25V\pm1V$ )

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Address Setup Time	tas		2	_	_	μs
OE Setup Time	toes.		2		_	μs
Data Setup Time	tos		2	_	_	μs
Address Hold Time	t <sub>AH</sub>		2	_	_	μs
OE Hold Time	t oeh		5	_	_	μs
Data Hold Time	t DH		2	_	_	μs
OE to Output Float Delay*	t DF	$\overline{CE} = V_{IL}$	0	_	120	ns
OE to Output Delay	toε	$\overline{CE} = V_{IL}$	_	_	120	ns
Program Pulse Width	t pw		45	50	55	ms
Program Pulse Rise Time	t PRT		5	_	_	ns
Program Pulse Fall Time	t <sub>PFT</sub>		5	_	_	ns

Notes:  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

<sup>\*:</sup> LDF defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.


#### SWITCHING CHARACTERISTICS

**Test Conditions** 

Input Pulse Level: 0.8V to 2.2V
Input Rise and Fall Times: ≤ 20 ns
Output Load: 1 TTL Gate + 100 pF
Reference Level for Measuring Timing:

Inputs; 1V and 2V, Outputs; 0.8V and 2V

#### PROGRAMMING WAVEFORMS



#### **● ERASE**

Erasure of HN462716 is performed by exposure to ultraviolet light with a wavelength of 2537Å, and all the output data are changed to "1" after this erasure procedure. The minimum integrated close (i.e., UV intensity x exposure time) for erasure is 15W • sec/cm<sup>2</sup>

### **DEVICE OPERATION**

## • READ MODE

Dataout is available 450ns ( $t_{ACC}$ ) from addresses with  $\overline{OE}$  low or 120ns ( $t_{OE}$ ) from  $\overline{OE}$  with addresses stable.

### DESELECT MODE

The outputs may be OR-tied together with the other HN462716s. When HN462716s are deselected, the  $\overline{OE}$  inputs must be at high TTL level.

### • POWER DOWN MODE

Power down is achieved with  $\overline{CE}$  high TTL level. In this mode the outputs are in a high impedance state.

#### PROGRAMMING

Initially, and after each erasure, all bits of the HN462716 are in the "High" state (Output High). Data is introduced by selectively programming "low" into the desired bit locations. In the programming mode, Vpp power supply is at 25V and  $\overline{\text{OE}}$  input is at high TTL level. Data to be programmed are presented 8-bits in parallel, to the data output lines (O0 to O7).

The addresses and inputs are at TTL levels.

After the address and data setup, a 50 ms, active high program pulse is applied to the  $\overline{CE}$  input. The  $\overline{CE}$  is at TTL level.

The HN462716 must not be programmed with a DC signal applied to the  $\overline{CE}$  input.

#### PROGRAM VERIFY

The HN462716 has a program verify mode. A verify should be performed on the programmed bits to determine that they were correctly programmed. In this mode Vpp is at 25V.

#### PROGRAM INHIBIT

Programming of multiple HN462716s in parallel with different data is easily accomplished by using this mode. Except for  $\overline{CE}$ , all like inputs of the parallel HN462716s may be common.

A TTL program pulse applied to a HN462716's CE input will program that HN462716. A low level CE inhibits the other HN462716s from being programmed.