# TOSHIBA MOS MEMORY PRODUCTS

4096 WORD x 8 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE ROM

N CHANNEL SILICON STACKED GATE MOS

# TMM2732D

#### DESCRIPTION

The TMM2732D is a 4096 word x 8 bit ultraviolet light erasable and electrically programmable read only For read operation, the TMM2732D's maximum access time is 350 ns, and the TMM2732D operates from a single 5-volt power supply and has a low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the  $\overline{CE}$  input. The maximum active current is 150 mA and the maximum standby current is 25 mΑ

For program operation, the programming is achieved by applying a 50 ms active TTL low program pulse to the  $\overline{CE}$  input, and it is possible to program sequentially, individually, or at random

The TMM2732D is fabricated with the N-channel silicon double layer gate MOS technology and is packaged in a standard 24 pin dual in line cerdip package

#### **FEATURES**

- Single 5-volt power supply
- Fast access time 350 ns Max
- Power dissipation

150 mA Max (active current) 25 mA Max (standby current)

- Low power standby mode CE
- Output buffer control


Fully static operation

- Programs with one 50 ms pulse
- Single location programming
- Total programming time about 200 second
- Three state outputs
- Inputs and outputs TTL compatible
- Pin compatible with i2732 and ROM TMM2332P

#### PIN CONNECTION



#### BLOCK DIAGRAM



#### **PIN NAMES**

$A_0 \sim A_{11}$	Address Inputs
$O_0 \sim O_7$	Data Outputs (Inputs)
CE	Chip Enable Input
OE / V <sub>PP</sub>	Output Enable Input/Program Power
V <sub>CC</sub>	Power (+5V)
GND	Ground

# **MODE SELECTION**

PINS (No ) MODE	(18)	OE / V <sub>PP</sub> (20)	V <sub>CC</sub> (24)	Outputs (9 – 11, 13 – 17)
Read	V <sub>IL</sub>	VIL	+5V	D <sub>OUT</sub>
Output Deselect	. *	V <sub>IH</sub>	+5V	High Impedance
Standby	V <sub>IH</sub>	*	+5V	High Impedance
Program	V <sub>IL</sub>	V <sub>PP</sub>	+5V	D <sub>IN</sub>
Program Verify	V <sub>IL</sub>	V <sub>IL</sub>	+5V	D <sub>OUT</sub>
Program Inhibit	V <sub>IH</sub> V <sub>PP</sub> +5V High		High Impedance	

<sup>\*</sup> VIH or VIL

#### **MAXIMUM RATINGS**

SYMBOL	ITEM	RATING	UNIT
Vcc	V <sub>CC</sub> Supply Voltage	-0 3 ~ 7 0	V
ŌĒ / V <sub>PP</sub>	Program Supply Voltage	-0 3 ~ 26 5	V
V <sub>IN</sub>	Input Voltage	-0 3 ~ 7 0	V
V <sub>OUT</sub>	Output Voltage	-0 3 ~ 7 0	V
PD	Power Dissipation	1 6	W
T <sub>SOLDER</sub>	Soldering Temperature Time	260 10	°C sec
T <sub>STRG</sub>	Storage Temperature	−65 ~ 125	°C
TOPR	Operating Temperature	0~70	°C

# **READ OPERATION**

# D.C. RECOMMENDED OPERATING CONDITIONS

	SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	
	Vcc	V <sub>CC</sub> Supply Voltage	4 75	50	5 25	V	
	V <sub>IH</sub>	Input High Voltage	20	_	V <sub>CC</sub> + 1 0	V	
ĺ	VIL	Input Low Voltage	-03	_	0 8	V	

# D.C. and OPERATING CHARACTERISTICS

(Ta = 0  $\sim$  70°C, V<sub>CC</sub> = 5V  $\pm$  5%, unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
ILI	Input Load Current	V <sub>IN</sub> = 0 ~ 5 25V	_		± 10	μΑ
ILO	Output Leakage Current	V <sub>OUT</sub> = 0.4 ~ 5.25 V	_	-	± 10	μΑ
I <sub>CC1</sub>	V <sub>CC</sub> Current (Standby)	CE = V <sub>IH</sub>	_	-	25	mA
I <sub>CC2</sub>	V <sub>CC</sub> Current (Active)	CE = V <sub>IL</sub>	-	_	150	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA	-	_	0 4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2 4	-	_	V

# A.C. CHARACTERISTICS

(Ta =  $0 \sim 70$ °C,  $V_{CC} = 5V \pm 5\%$ , unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX	UNIT
tACC	Address Access Time	CE = OE = VIL		_	350	ns
t <sub>CE</sub>	CE to Output Valid	OE = V <sub>IL</sub>	-	-	350	ns
toE	OE to Output Valid	CE = V <sub>IL</sub>	_	_	120	ns
t <sub>DF1</sub>	CE to Output in High-Z	OE = VIL, CE = VIH	0	_	100	ns
t <sub>DF2</sub>	OE to Output in High-Z	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	0	_	100	ns
<sup>t</sup> oH	Output Data Hold Time	CE = OE = V <sub>IL</sub>	0	-	-	ns

# A.C. TEST CONDITIONS

Output Load

1TTL Gate and C<sub>L</sub> (100 pF)

Input Pulse Rise and Fall Times

≦ 20 ns

Input Pulse Levels

08~22V

Timing Measurement Reference Level

Inputs 1V and 2V


Outputs 08V and 2V

# CAPACITANCE \* (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
C <sub>IN1</sub>	Input Capacitance Except OE/V <sub>PP</sub>	V <sub>IN</sub> = 0 V	_	-	6	рF
C <sub>IN2</sub>	Input Capacitance (OE/V <sub>PP</sub> )	V <sub>IN</sub> = 0V	_		20	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	_	_	12	pF

<sup>\*</sup> This parameter is periodically sampled and is not 100% tested

# **TIMING WAVEFORMS (READ)**



20

100


200

300

C<sub>L</sub> (pF)

400

# TYPICAL CHARACTERISTICS



500

09


4

4 5

5

V<sub>CC</sub> (V)

5 5





#### PROGRAM OPERATION

# D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	Input High Voltage	20	_	V <sub>CC</sub> + 10	V
VIL	Input Low Voltage	-03	_	0.8	V
Vcc	V <sub>CC</sub> Supply Voltage	4 75	50	5 25	V
V <sub>PP</sub>	Program Input Voltage	24	25	26	V

#### D.C. PROGRAMMING CHARACTERISTICS

 $(Ta = 25 \pm 5^{\circ}C, V_{CC} = 5V \pm 5\%, V_{PP} = 25V \pm 1V)$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
ILI	Input Current	V <sub>IN</sub> = 0 ~ 5 25V	_	-	± 10	μΑ
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2 4	_	-	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 21 mA	_	_	0 4	V
Icc	V <sub>CC</sub> Supply Current	-	_	-	150	mA
lpp	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub> OE = V <sub>PP</sub>	_	_	30	mA

#### A.C. PROGRAMMING CHARACTERISTICS

 $(Ta = 25 \pm 5^{\circ}C, V_{CC} = 5V \pm 5\%, V_{PP} = 25 \pm 1V)$ 

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>AS</sub>	Address Set Up Time	2	_	_	μs
t <sub>OES</sub>	OE Set Up Time	2	_	_	μs
t <sub>DS</sub>	Data Set Up Time	2	_	_	μs
(1) t <sub>AH</sub>	Address Hold Time	0	_	_	μs
t <sub>OEH</sub>	OE Hold Time	2	_	_	μs
t <sub>DH</sub>	Data Hold Time	2	_	_	μs
t <sub>DF</sub>	CE to Output in High-Z	_	_	100	ns
t <sub>CE</sub>	CE to Output Valid	_	_	350	ns
tpW	Program Pulse Width	45	50	55	ms
tPRT	V <sub>PP</sub> Pulse Rise Time	50	_	_	ns
t∨R	V <sub>PP</sub> Recovery Time	2	_	_	μs

Note (1)  $t_{AH}$  (Program Operation 1) = 0  $\mu$ s min  $t_{AH}$  (Program Operation 2) = 2  $\mu$ s min

Refer to Timing Waveforms

# A.C. TEST CONDITIONS


Input Pulse Rise and Fall Times ≤ 20 ns
Input Pulse Levels 0 8 ~ 2 2V
Timing Measurement Reference Level – Inputs 1V & 2V

Outputs 08V & 20V




# TIMING WAVEFORMS (PROGRAM OPERATION)





Program Operation 2 (OE/Vpp = Vpp)



NOTE 1 V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and cut off simultaneously or after V<sub>PP</sub>

- 2 Sometimes removing the device from socket and setting the device in socket under the condition  $V_{PP} = 25V \pm 1V$  may cause permanent damage to the device
- 3 The V<sub>PP</sub> supply voltage is permitted up to 26V for program operation, so the voltage over 26V should not be applied to the V<sub>PP</sub> input. When the switching pulse voltage is applied to the V<sub>PP</sub> input, the over-shoot voltage of its pulse should not be exceeded 26V.

## **ERASURE CHARACTERISTICS**

The TMM2732D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (ultraviolet light intensity [w/cm²] x exposure time [sec]) for erasure should be a minimum of 15 [w sec/cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1 cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000  $[\mu w/cm^2]$  will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000  $[\mu w/cm^2]$  x  $(20 \times 60)$  [sec]  $\cong 15$  [w sec/cm<sup>2</sup>])

The TMM2732D's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The



sunlight and the fluorescent lamps will include  $3000 \sim 4000 \text{Å}$  wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals — Toshiba EPROM Protect Seal AC901 — are available.

#### **OPERATION INFORMATION**

The TMM2732D's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs except for  $\overline{\text{OE}}/\text{Vpp}$ . In the read operation mode, a signal 5-volt power supply is required and the levels required for all inputs are TTL.

In the program operation mode the  $\overline{\text{OE}}/\text{Vpp}$  is pulsed from a TTL level to 25V

MODE	PINS (NO)	CE (18)	OE/V <sub>PP</sub> (20)	V <sub>CC</sub> (24)	$O_0 \sim O_7  (9-11, 13-17)$
READ	READ	V <sub>IL</sub>	VIL	+5V	DATA OUTPUT
OPERATION	OUTPUT DESELECT	*	V <sub>IH</sub>	+5V	HIGH IMPEDANCE
$(Ta = 0 \sim 70^{\circ}C)$	STANDBY	V <sub>IH</sub>	*	+5V	HIGH IMPEDANCE
PROGRAM	PROGRAM	VIL	V <sub>PP</sub>	+5V	DATA INPUT
OPERATION (Ta = 25 ± 5°C)	PROGRAM VERIFY	VIL	V <sub>IL</sub>	+5V	DATA OUTPUT
	PROGRAM INHIBIT	V <sub>IH</sub>	V <sub>PP</sub>	+5V	HIGH IMPEDANCE

<sup>\*</sup> VIH or VII

#### **READ MODE**

The TMM2732D has two control functions Chip Enable  $(\overline{CE})$  controls the operation power and should be used for device selection Output Enable  $(\overline{OE})$  controls the output buffers, independent of device selection

Assuming that  $\overline{CE} = \overline{OE} = V_{1L}$ , the output data is valid at the outputs within address access time (350 ns max.) after stabilizing of the addresses.

The CE to output valid (tcE) is equal to the address access time

Assuming that  $\overline{CE} = V_{IL}$  and addresses are stable, the output data is valid at the outputs within  $t_{OE}$  (120 ns max) after the falling edge of  $\overline{OE}$ 

### **OUTPUT DESELECT MODE**

Assuming that  $\overline{OE} = V_{IH}$  or  $\overline{CE} = V_{IH}$ , the outputs will be in a high impedance state. So two or more TMM2732Ds can be connected together on a common bus line. When  $\overline{CE}$  is decoded for device selection, all deselected devices are in low power standby mode.

#### STANDBY MODE

The  $\overline{\text{TMM2732D}}$  has a low power standby mode controlled by  $\overline{\text{CE}}$  signal. By applying a TTL high level signal to the  $\overline{\text{CE}}$  input, the TMM2732D is placed in the standby mode which reduce the operating current from 150 mA to 25mA, and then the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  input

#### PROGRAM MODE

Initially, when received by customers, all bits of the TMM2732D are in the "1" state which is erased state. Therefore the program operation is to introduce "0s" data into the desired bit locations by electrically programming. The TMM2732D is set up in the program operation mode when applied the program input voltage (+25V) to the  $\overline{\text{OE}/\text{Vpp}}$  input under  $\overline{\text{CE}} = \text{V}_{\text{IH}}$ 

Then programming is achieved by applying a 50 ms active low TTL program pulse to the  $\overline{\text{CE}}$  input after the addresses and data are stable. This program pulse should be a single pulse with 50 ms pulse width per address word, and its maximum value is 55 ms. The levels required for the address and data inputs are TTL. The TMM2732D can be programmed at any time individually, sequentially, or at random. The TMM2732D must not be programmed with a DC signal applied to the  $\overline{\text{CE}}$  input.

#### PROGRAM VERIFY MODE


The verify mode is to check that the desired data is correctly programmed on the programmed bits. The verify is accomplished with  $\overline{\text{OE}}/\text{Vpp}$  and  $\overline{\text{CE}}$  at  $\text{V}_{\text{IL}}$ . Data should be verified within t<sub>CE</sub> (350 ns max ) after the falling edge of  $\overline{\text{CE}}$ 

#### PROGRAM INHIBIT MODE

Under the condition that the program input voltage (+25V) is applied to the  $\overline{\text{OE}}/\text{Vpp}$  input, a TTL high level  $\overline{\text{CE}}$  input inhibits the TMM2732D from being programmed

Programming of two or more TMM2732Ds in parallel with different data is easily accomplished. That is, all inputs except for  $\overline{\text{CE}}$  are commonly connected, and the program pulse is applied to the  $\overline{\text{CE}}$  input of the desired device only and the TTL high level signal is applied to the other devices

# **OUTLINE DRAWINGS**



Note 1 Each lead pitch is 2 54 mm All leads are located within 0 25 mm of their true longitudinal position with respect to No 1 and No 24 leads

- 2 This value is measured at the end of leads
- 3 All dimensions are in millimeters