

16K BIT (2K×8) CMOS UV ERASABLE PROM

- CMOS POWER CONSUMPTION
- PERFORMANCE COMPATIBLE TO MARKET STANDARD 8-BIT CMOS MICROP.
- 2048 × 8 ORGANIZZATION
- PIN COMPATIBLE TO 2716
- ACCESS TIME DOWN TO 350 ns
- SINGLE 5V POWER SUPPLY
- STATIC NO CLOCKS REQUIRED
- TTL COMPATIBLE I/Os DURING BOTH READ AND PROGRAM MODES
- THREE-STATE OUTPUT WITH OR-TIE CAPABILITY
- OPER. TEMP.: 0 to + 70°C; -40 to + 85°C
 (V suffix).


DESCRIPTION


The ETC 2716 is a high speed 16K UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The ETC 2716 is packaged in a 24-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure. This EPROM is fabricated with the reliable, high volume, time proven, P2 CMOS silicon gate technology.


PIN NAMES

A0—A10	ADDRESS INPUTS	
O ₀ —O ₇	DATA OUTPUTS	
CE/PGM	CHIP ENABLE/PROGRAM	
ŌĒ	OUTPUT ENABLE	
V _{PP}	READ 5V, PROGRAM 25V	
V _{CC}	5V	
V _{SS}	GROUND	1





BLOCK DIAGRAM



PIN CONNECTION DURING READ OR PROGRAM

MODE	CE/PGM 18	OE 20	V _{PP} 21	V _{CC} 24	OUTPUTS 9-11, 13-17
Read	V _{IL}	V _{IL}	5	5	D _{OUT}
Program	Pulsed V _{IL} to V _{IH}	V _{IH}	25	5	D _{IN} *

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
T _{amb}	Temperature Under Bias "V" range	- 10 to +80 -50 to +95	် ပ
T _{stg}	Storage Temperature	-65 to +125	°C
V _{PP}	V _{PP} Supply Voltage with Respect to V _{SS}	26.5V to -0.3	V
V _{in}	Input Voltages with Respect to V _{SS} except V _{PP}	6V to -0.3	V
	Output Voltages with Respects to V _{SS}	V _{CC} + 0.3V to V _{SS} - 0.3V	
P _D	Power Dissipation	1.0	W
	Lead Temperature (Soldering 10 seconds)	+ 300	°C

Note 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are, not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

READ OPERATION

DC CHARACTERISTICS $T_A = 0^{\circ}C$ to $+ 70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = V_{CC}$ (2), $V_{SS} = 0V$, (Unless otherwise specified)(6)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
ILI	Input Current	V _{IN} = V _{CC} or GND			10	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = 5.25V$, $\overline{CE}/PGM = V_{IH}$	_	_	10	μΑ
V _{IL}	Input Low Voltage		-0.1		0.8	٧
V _{IH} ⁽⁴⁾	Input High Voltage		2.0		V _{CC} +1	٧
V _{OL1}	Output Low Voltage	I _{OL} = 2.1 mA	_	_	0.45	٧
V _{OH1}	Output High Voltage	I _{OH} = -400 μA	2.4	_	_	٧
V _{OL2}	Output Low Voltage	I _{OL} = 0 μA	_		0.1	٧
V _{OH2}	Output High Voltage	I _{OH} = 0 μA	V _{CC} - 0.1	_	_	٧
I _{PP1}	V _{PP} Supply Current	V _{PP} = 5.25V	_		- 10	μΑ
I _{CC1}	V _{CC} Supply Current Active (TTL Levels)	CE/PGM, OE = V _{IL} Address = V _{IH} or V _{IL} Frequency 1MHz, I/O = 0mA	·	2	10	mA
I _{CC2}	V _{CC} Supply Current Active (CMOS Levels)	CE/PGM = OE = V _{IL} (Note 5) Addresses = GND or V _{CC} Frequency 1MHz, I/O = 0mA	_	1	5	mA
I _{CCSB1}	V _{CC} Supply Current Standby	CE/PGM = V _{IH}	_	0,1	1	mA
I _{CCSB2}	V _{CC} Supply Current Standby	CE/PGM = V _{CC}	_	0,01	0,1	. mA

AC CHARACTERISTICS (T_A = 0°C to + 70°C, V_{CC} = 5V ±5%, V_{PP} = V_{CC}, V_{SS} = 0V; Unless otherwise specified)(6).

Sym	bol			ETC2	716-1	ETC27	16 (-V)	
Alternate	Standard	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
tACC	TAVQV	Address to Output Delay	CE/PGM = OE = VIL	_	350		450	ns
t _{CE}	TELQV	CE to Output Delay	OE = V _{IL}	_	350		450	ns
t _{OE}	TGLQV	Output Enable to Output Delay	CE/PGM = V _{IL}	_	120	_	120	ns
t _{DF} ⁽⁵⁾	TGHQZ	OE or CE High to Output Hi-Z	CE/PGM = V _{IL}	0	100	0	100	ns
tон	TAXQX	Address to Output Hold	CE/PGM = OE = V _{IL}	0		0	_	ns
top	TEHQZ	CE to Output Hi-Z	OE = V _{IL}	0	100	0	100	ns

CAPACITANCE(3) TA = 25°C, f = 1 MHz

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
CI	Input Capacitance	V _{IN} = 0V		4	6	pF
Co	Output Capacitance	V _{OUT} =0V		8	12	pF

Notes 1. Typical conditions are for operation at: T_A = 25°C, V_{CC} = 5V, V_{PP} = V_{CC}, and V_{SS} = 0V.

2. V_{PP} may be connected to V_{CC} except during program.

3. Capacitance is guaranteed by periodic testing. T_A = 25°C, f = 1 MHz.

4. The inputs (Address, OE, CE) may go above VCC by one volt with no latch up danger. Only the output (data inputs during programming) need be restricted to VCC+0.3V.


5. T_{DF} is specified for OE or CE which ever occurs first. This parameter is only sampled and not 100% tested.

6. T_A = -40°C to +85°C for "V" range


AC TEST CONDITIONS

1 TTL gate and CL = 100 pF Output Load: Input Rise and Fall Times ≤20 ns Input pulse levels: 0.45V to 2.4V Timing Measurement Reference Level Inputs, Outputs 0.8V and 2V


AC TESTING INPUT/OUTPUT WAVEFORM



AC TESTING LOAD CIRCUIT



AC WAVEFORMS



- 1. Typical values are for T_{amb} = 25°C and nominal supply voltage
 2. This parameter is only sampled and not 100% tested.
 3. OE may be delayed up to 1_{ACC} 1_{OE} after the falling edge CE without impact on t_{ACC}
 4. t_{DF} is specified form OE or CE whichever occurs first.

DEVICE OPERATION

The ETC2716 has 3 modes of operation in the normal system environment. These are shown in Table 1.

READ MODE

The ETC2716 read operation requires that $\overline{OE} = V_{IL}$, $\overline{CE}/PGM = V_{IL}$ and that addresses A_0 - A_{10} have been stabilized. Valid data will appear on the output pins after t_{ACC} t_{OE} or t_{CE} times (see Switching Time Wafeforms) depending on which is limiting.

DESELECT MODE

The ETC2716 is deselected by making $\overline{OE} = V_{IH}$. This mode is independent of \overline{CE}/PGM and the condition of the addresses. The outputs are Hi-Z when $\overline{OE} = V_{IH}$. This allows OR-tying 2 or more ETC2716 for memory expansion.

STANDBY MODE (POWER DOWN)

The ETC2716 may be powered down to the standby mode by making CE/PGM = V_{IH}. This is independent of OE and automatically puts the outputs in their Hi-Z state. The power is reduced to 0.4% of the normal operating power. V_{CC} must be maintained at 5V. Access time at power up remains either t_{ACC} or t_{CE} (see Switching Time Waveforms).

PROGRAMMING

The ETC2716 is shipped from SGS-THOMSON completely erased. All bits will be at a "1" level (output high) in this initial state and after any full erasure. Table II shows the 3 programming modes.

PROGRAM MODE

The ETC2716 is programmed by introducing "0"s into the desired locations. This is done 8 bits (a byte) at a time. Any individual address, a sequence of addresses, or addresses chosen at random may be programmed. Any or all of the 8 bits associated with an address location may be programmed with a single program pulse applied to the chip ena-

TABLE I. OPERATING MODES (VCC=5V)

	PIN NAME/NUMBER				
MODE	CE/PGM 18	OE 20	Outputs 9-11, 13-17		
Read	V _{IL}	VIL	D _{OUT}		
Deselect	Don't Care	V _{IH}	Hi-Z		
Standby	V _{IH}	Don't Care	Hi-Z		

ble pin. All input voltage levels, including the program pulse on chip enable are TTL compatible. The programming sequence is:

With V_{PP} = 25V, V_{CC} = 5V, \overline{OE} = V_{IH} and \overline{CE}/PGM = V_{IL}, an address is selected and the desired data word is applied to the output pins. (V_{IL} = "0" and V_{IH} = "1" for both address and data). After the address and data signals are stable the program pin is pulsed from V_{IL} to V_{IH} with a pulse width between 45 ms and 55 ms. Multiple pulses are not needed but will not cause device damage. No pins should be left open. A high level (V_{IH} or higher) *must not* be maintained longer than tpw(MAX) on the program pin during programming. ETC2716 may be programmed in parallel with the same data in this mode.

PROGRAM VERIFY MODE

The programming of the ETC2716 is verified in the program verify mode which has V_{PP} at V_{CC} (see Table II). After programming an address, that same address cannot be immediately verified without an address change (dummy read).

PROGRAM INHIBIT MODE

The program inhibit mode allows programming several ETC2716 simultaneously with different data for each one by controlling which ones receive the program pulse. All similar inputs of the ETC2716 may be paralleled. Pulsing the program pin (from V_{IL} to V_{IH}) will program a unit while inhibiting the program pulse to a unit will keep it from being programmed and keeping $\overline{OE} = V_{IH}$ will put its outputs in the HI-Z state.

TABLE II. PROGRAMMING MODES ($V_{CC} = 5V$)

	PIN NAME/NUMBER					
MODE	CE/PGM 18	ОЕ 20	V _{PP} 21	OUTPUTS 9-11, 13-17		
PROGRAM	Pulsed V _{IL} to V _{IH}	V _{IH}	25	D _{IN}		
PROGRAM VERIFY	V _{IL}	V _{IL}	25(5)	D _{OUT}		
PROGRAM INHIBIT	V _{IL}	V _{IH}	25	Hi-Z		

ERASING


The ETC2716 is erased by exposure to high intensity ultraviolet light through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current. It is recommended that the ETC2716 be kept out of direct sunlight. The UV content of sunlight may cause a partial erasure of some bits in a relatively short period of time. Direct sunlight can also cause temporary functional failure. Extended exposure to room level fluorescent lighting will also cause erasure. An opaque coating (paint, tape, label, etc.) should be placed over the package window if this product is to be operated under these lighting conditions. Covering the window also reduces ICC due to photodiode currents.

An ultraviolet source of 2537A yielding a total integrated dosage of 15 watt-seconds/cm² is requi-

red. This will erase the part in approximately 15 to 20 minutes if a UV lamp with a 12,000 μ W/cm² power rating is used. The ETC2716 to be erased should be place 1 inch away from the lamp and no filters should be used.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at 1 inch. The erasure time is increased by the square of the distance (if the distance is doubled the erasure time goes up by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance is changed, or the lamp is aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and system designs have been erroneously suspected when incomplete erasure was the basic problem.

TIMING DIAGRAM



Note: Symbols in parentheses are proposed JEDEC standard

PROGRAM OPERATIONS(1,2)

DC AND OPERATIVE CHARACTERISTICS (TA = 25°C ± 5°C) (VCC = 5V ± 5%, VPP = 25V ± 1V)

0	Parameter				
Symbol	Parameter	Min.	Тур.	Max.	Unit
ILI	Input Leakage Current (Note 3)	_	_	10	μΑ
V _{IL}	Input Low Level	-0.1	_	0.8	V
V _{IH}	Input High Level (Note 7)	2.2	_	V _{CC} + 1	V
lcc	V _{CC} Power Supply Current	_	_	10	mA
I _{PP1}	V _{PP} Supply Current (Note 4)		_	10	μΑ
I _{PP2}	V _{PP} Supply Current During Programming Pulse (Note 5)	_	-	30	mA

AC CHARACTERISTICS ($T_A = 25$ °C ± 5 °C) ($V_{CC} = 5V \pm 5\%$, $V_{PP} = 5V \pm 1V$) (Note 6)

Symbol	Parameter	Min.	Тур.	Max.	Units
t _{AS}	Address Setup Time	2	_	_	μS
tos	OE Setup Time	2	_	_	μS
t _{DS}	Data Setup Time	2	<u> </u>	_	μS
t _{AH}	Address Hold Time	2	_	_	μS
tон	OE Hold Time	2	_	_	μS
t _{DH}	Data Hold Time	2		_	μS
t _{DF}	Output Disable to Output Three state Delay	0	_	100	μS
toE	Output Enable to Output Delay		_	120	ns
tpW	Program Pulse Width	45	50	55	ms
t _{PR}	Program Pulse Rise Time	5	_	_	ns
tpF	Program Pulse Fall Time	5	_		ns

Notes 1. V_{CC} must be applied at the same time or before V_{PP} and removed after or at the same time as V_{PP}. To prevent damage to the device it must not be inserted into a board with power applied.

the device it must not be inserted into a board with power applied.

2. Care must be taken to prevent overshoot of the Vpp supply when switching to +26V max.

3. Q V ≤ V|N ≤5.25V.


4. CE/PGM = V|L, Vpp = VCC.


5. Vpp = 26V.


6. Transition times ≤20 <u>ns. unless</u> otherwise noted.

7. The inputs (Address, OE, CE) may go above Vpp by one volt with no latch up danger. Only the output (data inputs during programming) need be restricted to Vpp+0.3V to Vss−0.3V.

SWITCHING TIME WAVEFORMS







ORDERING INFORMATION

Part Number	Access Time	Supply Voltage	Temp. Range	Package
ETC2716Q	450 ns	5V ± 5%	0 to +70°C	DIP-24
ETC2716Q-1 ETC2716Q-V	350 ns 450 ns	5V ± 5% 5V ± 5%	0 to +70°C -40 to +85°C	DIP-24 DIP-24

PACKAGE MECHANICAL DATA

24-PIN CERAMIC DIP BULL'S EYE

