TMS2516, SMJ2516

- Single +5-V Power Supply
- Pin Compatible with Existing ROMs and EPROMs (16K, 32K, and 64K)
- JEDEC Standard Pinout
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time:

'2516-35 '2516-45 350 ns 450 ns

- 8-Bit Output for Use in Microprocessor-Based Systems
- N-Channel Silicon-Gate Technology
- 3-State Output Buffers
- Low Power Dissipation:


Active . . . 285 mW Typical Standby . . . 100 mW Typical

- Guaranteed DC Noise Immunity with Standard TTL Loads
- No Pull-Up Resistors Required
- Available in Full Military Temperature Range Version (SMJ2516)


description

The '2516 series are 16,384-bit, ultraviolet-light erasable, electrically-programmable read-only memories. These devices are fabricated using N-channel silicon-gate technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54/74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 54/74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The '2516 is plug-in compatible with the '4016-16K static RAM.

TMS2516 . . . JL PACKAGE SMJ2516 . . . J PACKAGE (TOP VIEW)



SMJ2516 . . . FG PACKAGE
(TOP VIEW)



PIN	NOMENCLATURE			
A(N)	Address Inputs			
NC	No Internal Connection			
PD/PGM Power Down/Program				
Q(N) Data Outputs				
ร	Chip Select			
V _{CC}	+5-V Power Supply			
VPP	+25-V Power Supply			
Vss	0-V Ground			

Copyright © 1984 by Texas Instruments Incorporated

TMS2516, SMJ2516 16.384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

The TMS2516s are offered in a dual-in-line cerpak package (JL suffix), rated for operation form 0 °C to 70 °C. The SMJ' devices are offered in a 24-pin dual-in-line ceramic package (J) and in a 32-pad leadless ceramic chip carrier (FG). The J package is designed for insertion in mounting-hole rows on 600-mil (15,2 mm) centers, whereas the FG package is intended for surface mounting on solder pads on 0.050-inch (1,27 mm) centers. The FG package offers a three layer rectangular chip carrier with dimensions 0.450 × 0.550 × 0.100 (11,42 × 13.97 × 2.54).

Since these EPROMs operate from a single +5 V supply (in the read mode), they are ideal for use in microprocessor systems. One other (+25 V) supply is needed for programming but all programming signals are TTL level, requiring a single 10-ms pulse. For programming outside of the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random. Total programming time for all bits is 20 seconds.

operation

FUNCTION	1			MODE		
FUNCTION (PINS)	Read	Output Disable	Power Down	Start Programming	Inhibit Programming	Program Verification
PD/PGM (18)	V _{IL}	Don't Care	VIH	Pulsed V _{IL} to V _{IH}	VIL	V _{IL}
S (20)	V _{IL}	VIH	Don't Care	VIH	VIH	VIL
V _{PP} (21)	+5 V	+5 V	+5 V	+25 V	+ 25 V	+25 V (or +5 V)
V _{CC} (24)	+5 V	+5 V	+5 V	+5 V	+5 V	+5 V
Q (9 to 11, 13 to 17)	a	HI-Z	HI-Z	D	HI-Z	a

read/output disable

When the outputs of two or more '2516s are connected to the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. The device whose output is to be read should have a low-level TTL signal applied to the \overline{S} and PD/PGM pins. All other devices in the circuit should have their outputs disabled by applying high-level signals to these same pins. PD/PGM can be left low, but it may be advantageous to power down the device during output disable. Output data is accessed at pins Q1 through Q8. On the '2516-45, data can be accessed in 450 ns and access time from \overline{S} is 150 ns. On the '2516-35, data can be accessed in 350 ns and access time from \overline{S} is 120 ns. These access times assume that the addresses are stable.

power down

Active power dissipation can be cut by 64% by applying a high TTL signal to the PD/PGM pins. in this mode all outputs are in a high-impedance state.

erasure

Before programming, the '2516 is erased by exposing the chip through the transparent lid to high-intensity ultraviolet light having a wavelength of 253.7 nm (2537 angstroms). The recommended minimum exposure dose (UV intensity times exposure time) is fifteen watt-seconds per square centimeter. Thus, a typical 12-milliwatt per-square-centimeter, filterless UV lamp will erase the device in a minimum of 21 minutes. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are in the "1" state (assuming a high-level output corresponds to logic "1"). It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the '2516, the window should be covered with an opaque lid.

start programming

After erasure (all bits in logic "1" state), logic "0's" are programmed into the desired locations. A "0" can be erased only by ultraviolet light. The programming mode is achieved when Vpp is 25 V and \overline{S} is at V_{IH}. Data is presented



18

TMS2516, SMJ2516 16,384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

in parallel (8 bits) on pins Q1 through Q8. Once addresses and data are stable, a 10-millisecond TTL high-level pulse should be applied to the PGM pin at each address location to be programmed. Maximum pulse width is 55 milliseconds. Locations can be programmed in any order. Several '2516s can be programmed simultaneously when the devices are connected in parallel.


inhibit programming

When two or more devices are connected in parallel, data can be programmed into all devices or only chosen devices. '2516s not intended to be programmed (i.e., inhibited) should have a low level applied to the PD/PGM pin and a high-level applied to the \overline{S} pin.

program verification

A verification is done to see if the device was programmed correctly. A verification can be done at any time. It can be done on each location immediately after that location is programmed. To do a verification, Vpp may be kept at +25 V.

logic symbol†



[†]This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions in IEEE and IEC. See explanation on page 10-1.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, VCC (see Note 1)	- 0.3 V to 7 V
Supply voltage, Vpp (see Note 1)	-0.3 V to 28 V
All input voltages (see Note 1)	-0.3 V to 7 V
Output voltage (operating, with respect to VSS)	-0.3 V to 7 V
Operating free-air temperature range: TMS'	0°C to 70°C
Operating case temperature range: SMJ'	-55^{o}C to 125^{o}C
Storage temperature range	-65^{o}C to 150^{o}C

¹ Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: 1. Under absolute maximum ratings, voltage values are with respect to the most negative supply voltage, VSS (substrate).



TMS2516 16,384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

recommended operating conditions

DADAMETED	1	TMS2516-35			TMS2516-45			
PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC} (see Note 2)	4.75	5	5.25	4.75	5	5.25	٧	
Supply voltage, Vpp (see Note 3)		Vcc			Vcc		٧	
Supply voltage, V _{SS}		0			0		٧	
High-level input voltage, VIH	2		V _{CC} +1	2		V _{CC} +1	٧	
Low-level input voltage, VIL	-0.1		0.8	-0.1		0.8	٧	
Read cycle time, t _{c(rd)}	350			450			ns	
Operating free-air temperature, TA	0		70	0		70	°C	

NOTES: 2. V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.

3. Vpp can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + 1pp. During programming, Vpp must be maintained at 25 V (±1 V).

electrical characteristics over full ranges of recommended operating conditions

	DADAMETED	TECT CONDITIONS	7	TMS251	6	UNIT
	PARAMETER	TEST CONDITIONS		TYP [†]	MAX	UNII
Voн	High-level output voltage	$I_{OH} = -400 \mu A$	2.4			٧
VOL	Low-level output voltage	I _{OL} = 2.1 mA			0.45	V
-l _l	Input current (leakage)	$V_{I} = 0 \text{ V to } 5.25 \text{ V}$			± 10	μΑ
lo	Output current (leakage)	$V_{O} = 0.4 \text{ V to } 5.25 \text{ V}$			±10	μΑ
IPP1	Vpp supply current	$V_{PP} = 5.25 \text{ V, PD/PGM} = V_{IL}$			6	mA
I _{PP2}	Vpp supply current (during program pulse)	PD/PGM = V _{IH}			30	mA
I _{CC1}	VCC supply current (standby)	PD/PGM = V _{IH}		20	30	mA
lcc2	VCC supply current (active)	$\overline{S} = PD/PGM = V_{IL}$		57	100	mA

[†] Typical values are at $T_A = 25$ °C and nominal voltages.

capacitance over recommended supply voltage and operating free-air temperature ranges, f = 1 MHz[†]

	PARAMETER	TEST CONDITIONS	TMS	2516 MAX	UNIT
Ci	Input capacitance	V _I = 0 V, f = 1 MHz	4	6	pF
Co	Output capacitance	V _O = 0 V, f = 1 MHz	8	12	pF

[†] Capacitance measurements are made on a sample basis only.

 $^{^{\}ddagger}$ Typical values are $T_A = 25\,^{\circ}\text{C}$ and nominal voltages.

TMS2516 16,384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

switching characteristics over full ranges of recommended operating conditions (see Note 4)

	DADAMETED	TEST CONDITIONS	TN	/ IS2516	-35	TM	/S2516	45	UNIT
	PARAMETER	(SEE NOTES 4 AND 5)	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
ta(A)	Access time from address			250	350		280	450	ns
t _a (S)	Access time from chip select				120			150	ns
ta(PR)	Access time from PD/PGM			250	350		280	450	ns
	Output data valid after	•	0			0			
t _{v(A)}	address change	$C_L = 100 \text{ pF},$ 1 Series 74 TTL load,	"			"			ns
	Output disable time from chip		0		100			100	
tdis(S)	select during read only [‡]	t _r ≤20 ns,			100	0		100	ns
	Output disable time from chip	t _f ≤20 ns			120				
t _{dis(S)}	select during program							120	ns
	and program verify [‡]								
	Output disable time	-			400			400	
tdis(PR)	from PD/PGM [‡]		0		100			100	ns

 $^{^{\}dagger}$ All typical values are at $T_A=25\,^{o}\text{C}$ and nominal voltages. ‡ Value calculated from 0.5 volt delta to measured output level.

recommended timing requirements for programming TA = 25°C (see Note 4)

	DADAMETED	7	MS251	6	
	PARAMETER	MIN	TYP [†]	MAX	UNIT
tw(PR)	Pulse duration, program pulse	9		55	ms
t _{r(PR)}	Rise time, program pulse	5			ns
tf(PR)	Fall time, program pulse	5			ns
t _{su(A)}	Address setup time	2			μS
t _{su(S)}	Chip-select setup time	2			μS
t _{su(D)}	Data setup time	2			μS
t _{su} (VPP)	Setup time from Vpp	0			ns
th(A)	Address hold time	2			μS
th(S)	Chip-select hold time	2			μS
th(D)	Data hold time	2			μS

 $^{^\}dagger$ Typical values are at nominal voltages.

NOTES: 4. Timing measurement reference levels: inputs 0.8 V and 2 V, outputs 0.65 V and 2.2 V.

^{5.} Common test conditions apply for t_{dis} except during programming. For $t_{a(A)}$, $t_{a(S)}$, and t_{dis} , PD/PGM = \overline{S} = V_{JL} .

SMJ2516 16,384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

recommended operating conditions

PARAMETER	SMJ2516-35 SMJ2516-45					UNIT	
PARAMETER	MIN .	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V _{CC} (see Note 2)	4.5	5	5.5	4.5	5	5.5	٧
Supply voltage, Vpp (see Note 3)		Vcc			Vcc		V
Supply voltage, VSS		0			0	_	V
High-level input voltage, VIH	2		V _{CC} +1	2		V _{CC} +1	٧
Low-level input voltage, V _{IL}	-0.1		0.8	-0.1		0.8	٧
Read cycle time, t _{c(rd)}	350			450			ns
Operating case temperature, T _C	-55		125	- 55		125	°C

NOTES: 2. V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.

3. Vpp can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + I_{PP}. During programming, V_{PP} must be maintained at 25 V (±1 V).

electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TECT COMPLITIONS		MJ251	6	
	PARAMETER	TEST CONDITIONS		TYP [†]	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -400 \mu A$	2.4			V
VOL	Low-level output voltage	I _{OL} = 2.1 mA			0.45	٧
lj .	Input current (leakage)	V _I = 0 V to 5.5 V			±10	μΑ
10	Output current (leakage)	$V_0 = 0.4 \text{ V to } 5.5 \text{ V}$			± 10	μΑ
IPP1	Vpp supply current	V _{PP} = 5.25 V, PD/PGM = V _{IL}			6	mA
Ipp2	Vpp supply current (during program pulse)	PD/PGM = VIH	•		30	mA
ICC1	VCC supply current (standby)	PD/PGM = V _{IH}		20	30	mA
lCC2	V _{CC} supply current (active)	$\overline{S} = PD/PGM = V_{IL}$		57	100	mA

 $^{^\}dagger$ Typical values are at T_C = 25 °C and nominal voltages.

capacitance over recommended supply voltage and operating case temperature ranges, $f = 1 \text{ MHz}^{\dagger}$

PARAMETER		TEST CONDITIONS	SMJ	2516	UNIT
		TEST CONDITIONS	TYP [‡]	MAX	OWIT
Ci	Input capacitance	V _I = 0 V, f = 1 MHz	4	6	pΕ
Co	Output capacitance	$V_0 = 0 V, f = 1 MHz$	8	12	pF

[†] Capacitance measurements are made on a sample basis only.

[‡] Typical values are at T_C = 25 °C and nominal voltages.

SMJ2516 16,384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

switching characteristics over full ranges of recommended operating conditions (see Note 4)

	PARAMETER	TEST CONDITIONS	SI	ИJ2516	35	SI	//J2516	45	UNIT
	PARAMETER	(SEE NOTES 4 AND 5)	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
t _{a(A)}	Access time from address			250	350		280	450	ns
t _{a(S)}	Access time from chip select				120			150	ns
ta(PR)	Access time from PD/PGM			250	350		280	450	ns
	Output data valid after		0			0			
t _{v(A)}	address change	C _L = 100 pF, 1 Series 54 TTL load,) "			, ,			ns
	Output disable time from chip				100	0		100	
tdis(S)	select during read only [‡]	t _r ≤20 ns,	0		100	1 "		100	ns
	Output disable time from chip	t _f ≤20 ns							
t _{dis(S)}	select during program		ĺ		120	l .		120	ns
010(0)	and program verify [‡]								ļ
	Output disable time	1			100			400	
tdis(PR)	from PD/PGM [‡]		0		100			100	ns

 $^{^{\}dagger}$ All typical values are at T $_{C}=25\,^{o}C$ and nominal voltages. ‡ Value calculated from 0.5 volt delta to measured output

recommended timing requirements for programming $T_C = 25$ °C (see Note 4)

	PARAMETER		SMJ2516		
PARAMETER		MIN	TYP [†]	MAX	UNIT
tw(PR)_	Pulse duration, program pulse	9		55	ms
t _{r(PR)}	Rise time, program pulse	5			ns
tf(PR)	Fall time, program pulse	5			ns
t _{su} (A)	Address setup time	2			μS
t _{su(S)}	Chip-select setup time	2			μS
t _{su(D)}	Data setup time	2			μS
t _{su} (VPP)	Setup time from Vpp	0			ns
th(A)	Address hold time	2			μS
th(S)	Chip-select hold time	2			μS
t _{h(D)}	Data hold time	2			μS

[†] Typical values are at nominal voltages.

NOTES: 4. Timing measurement reference levels: inputs 0.8 V and 2 V, outputs 0.65 V and 2.2 V.

^{5.} Common test conditions apply for t_{dis} except during programming. For $t_{a(A)}$, $t_{a(S)}$, and t_{dis} , PD/PGM = $\overline{S} = V_{IL}$.

PARAMETER MEASUREMENT INFORMATION






FIGURE 1 - TYPICAL OUTPUT LOAD CIRCUIT



NOTE: \$\overline{S}\$ must be in low state during Active Mode, "Don't Care" otherwise.

ta(PR) referenced to PD/PGM or the address, whichever occurs last.

program cycle timing



Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.