
Features

- Bipolar Speed
 Read Access Time 35ns
- Low Power CMOS Operation 35 mA max. Standby
 - 75 mA Active at 10 MHz
- Direct Bipolar PROM Replacement
- High Output Drive Capability
- Reprogrammable 4ms/byte (typical)
 Tested 100% for Programmability
- JEDEC Approved Byte-Wide Pinout 300 mil, 600 mil, DIP, or LCC packages
- CMOS and TTL Compatible Inputs and Outputs
- High Reliability Latch-Up Resistant CMOS Technology
- Integrated Product Identification Code
- Full Military, Commercial and Industrial Temperature Ranges





Description

The AT27HC641/642 chip family is a high-speed, low-power 65,536 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized 8K x 8. All require only one 5V power supply in normal read mode operation. All bytes on the 641 and 642 parts can be accessed in less than 35ns, making these parts compatible with high performance systems, without penalizing bit density or power consumption.

The 640 series chips come in a choice of JEDEC-approved 24-pin DIPs or 28-pad LCC packages, providing a direct power saving CMOS upgrade for systems originally using Bipolar PROMs. The AT27HC641 is available in standard 600 mil cerdip or plastic (OTP) and LCC packages, while the AT27HC642 provides a space-saving 300 mil cerdip or plastic (OTP) package.

Pin Configurations

Pin Name	Function
A0-A12	Addresses
CS/V _{PP}	Chip Select/V _{PP}
00-07	Outputs

A7 🗆	1	24	vcc
A6 🗆	2	23	□ A8 □
A5 🗆	3	22	Þ A9
A4 🗆	4		□ A10
A3 🗆	5	20	CS/VP
A2 🗆	6	19	P A11
A1 🗆	7	18	P A12
Ao □	8	17	07
00 🗆	9	16	06
01 🗆	10	15	□ 05
O2 🗆	11	14	04
GND □	12	13	□ O3





64K (8K x 8) UV Erasable CMOS PROM



Description (Continued)

Atmel's 1.5 micron, high speed CMOS technology provides optimum speed, low-power and high noise immunity. Power consumption on the AT27HC641 and AT27HC642 is typically only 50 mA in Active Mode and less than 20mA in Standby. The high speed CMOS process is an extension of Atmel's high quality and highly manufacturable floating poly EPROM technology. EPROM reprogrammability, which is fully tested before shipment, provides inherently better programmability and reliability than one-time fusable PROMs.

With a storage capacity of 8K bytes, Atmel's 640 series parts allow firmware to be stored reliably and to be accessed at bipolar PROM speeds. All the 640 series parts have exceptional output drive capability - source 4 mA and sink 16 mA per output.

Atmel's 640 series chips also have additional features to ensure high quality and efficient production use. The fast programming algorithm reduces the time required to program the chip and guarantees reliable programming. The Integrated Product Identification Code electronically identifies the device and manufacturing origin. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

Erasure Characteristics

The entire memory array of an Atmel 640 series chip is erased (all outputs read as VOH) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 µW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15W • sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground2.0V to $+14.0V^{(1)}$
CS/VPP Supply Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾
Integrated UV Erase Dose7258 w• sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is $V_{CC}+0.75V$ dc which may overshoot to +7.0V for pulses of less than 20ns.

Operating Modes

MODE \ PIN	CS/Vpp	Ai	Vcc	Outputs
Read	VIL	Ai	Vcc	Dout
Standby	ViH	X ⁽¹⁾	Vcc	High Z
Fast Program ⁽²⁾	V _{PP}	Ai	Vcc	DIN
PGM Verify	VIL	Ai	Vcc	Dout
Product Identification ⁽⁴⁾	VIL	A9 = V _H ⁽³⁾ A0 = V _{IH} or V _{IL} A1-A12 = V _{IL}	Vcc	Identification Code

- Notes: 1. X can be V_{IL} or V_{IH}.
 - 2. Refer to Programming characteristics.
 - 3. $V_H = 12.0 \pm 0.5 V$.

4. Two identifier bytes may be selected. All Ai inputs are held low (VIL), except A9 which is set to VH and A0 which is toggled low (VIL) to select the Manufacturer's Identification byte and high (VIH) to select the Device Code byte.

D.C. and A.C. Operating Conditions for Read Operation

		AT27HC641 / AT27HC642							
		-35	-45	-55	-70	-90			
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C			
Temperature	Ind.		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C			
(Case)	Mil.		-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C			
V _{CC} Power Supply	,	5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%			

D.C. and Operating Characteristics for Read Operation

Symbol	Parameter	Condition		Min	Max	Units
(L)	Input Load Current	$V_{IN} = -0.1V$ to $V_{CC} + 1V$			10	μΑ
ILO	Output Leakage Current	$V_{OUT} = -0.1V$ to $V_{CC} + 0.1V$			10	μΑ
I _{PP1}	CS/V _{PP} ⁽¹⁾ Read/Standby Current	$\overline{\text{CS}}/\text{Vpp} = -0.1\text{V to V}_{\text{CC}} + 1\text{V}$			10	μΑ
		I _{SB1} (CMOS)	Com.		35	mA
I _{SB} V _{CC} ⁽¹⁾ Standby Current	Voc (1) Standby Current	$\overline{\text{CS}}/\text{Vpp} = \text{V}_{\text{CC}}-0.3 \text{ to V}_{\text{CC}} + 1.0\text{V}$	Ind.,Mil.		40	mA
198	Voc Standby Current	I _{SB2} (TTL)			35	mA
		$\overline{\text{CS}}/\text{Vpp} = 2.0 \text{ to V}_{\text{CC}} + 1.0 \text{V}$	Ind.,Mil.		40	mA
1	Va - Antino Commont	$f = 10MHz, I_{OUT} = 0mA,$	Com.		75	mA
Icc	V _{CC} Active Current	CS/V _{PP} = V _{IL}	Ind.,Mil.		90	mA
los (2)	Output Short Circuit Current	V _{OUT} = 0V			-100	mA
VIL	Input Low Voltage			-0.6	0.8	٧
VIH	Input High Voltage			2.0	Vcc+1	٧
Vol	Output Low Voltage	I _{OL} = 16mA			.4	V
Vall	Output High Voltage	I _{OH} = -100μ A		Vcc-0.3		٧
Vон	Output High Voltage	I _{OH} = -4.0mA		2.4		٧

Notes: 1. V_{CC} must be applied simultaneously or before $\overline{\text{CS}}/V_{PP}$, and removed simultaneously or after $\overline{\text{CS}}/V_{PP}$.

Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec. This parameter is only sampled and is not 100% tested. See Absolute Maximum Ratings.

A.C. Characteristics for Read Operation


		AT27HC641 / AT27HC642											
			-:	35	-4	15	-6	55	-7	70	-9	90	
Symbol	Parameter		Min	Max	Units								
t _{AA} ⁽⁴⁾	Address to	Com.		35		45		55		70		90	ns
IAA .	Output Delay	Ind.,Mil				45		55		70		90	ns
tcs (2,4)	CS/V _{PP} to Output Delay			25		30		35		45		55	ns
t _{CD} (3,4,5)	CS/V _{PP} to Output Float		0	25	0	30	0	35	0	40	0	45	ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.






A.C. Waveforms for Read Operation (1)




Notes:

- Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.
- Asserting CS/Vpp may be delayed up to t_{AA} - t_{CS} after the address transition without impact on access time.
- 3. This parameter is only sampled and is not 100% tested.
- 4. $C_L = 30pF$, add 10ns for $C_L = 100pF$.
- 5. Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels



Output Test Load




Pin Capacitance $(f = 1MHz T = 25^{\circ}C)^{(1)}$

	Тур	Max	Units	Conditions	
CiN	4	6	pF	Vin = 0V	
Соит	8	12	pF	Vout = 0V	

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms (1)



Notes:

- 1. The Input Timing References are 0.0V for V_{IL} and 3.0V for $V_{IH}. \\$
- 2. t_{CS} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.

D.C. Programming Characteristics

 $T_A=25\pm5^{\circ}C$, $V_{CC}=6.0\pm0.25V$, $\overline{CS}/V_{PP}=12.5\pm0.5V$

Sym-		Test	Li		
bol	Parameter	Conditions	Min	Max	Units
lu	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		10	μΑ
VIL	Input Low Level	(All Inputs)	-0.6	8.0	٧
ViH	Input High Level		2.0	V _{CC+} 1	٧
Vol	Output Low Volt.	I _{OL} = 16mA		.4	٧
Vон	Output High Volt.	I _{OH} = -4.0mA	2.4		٧
ICC2	Vcc Supply Curren (Program and Veri			80	mA
IPP2	CS/V _{PP} Supply Current	CS/V _{PP} = V _{PP}		30	mA
VID	A9 Product Iden- tification Voltage		11.5	12.5	٧

A.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.0 \pm 0.25V$, $\overline{CS}/V_{PP} = 12.5 \pm 0.5V$

		Test			
Sym-		Conditions*	Li	mits	
bol	Parameter	(see Note 1)	Min	Max	Units
tas	Address Setup Tim	ne	2		μS
tcss	CS/V _{PP} Setup Time	Э	2		μS
tos	Data Setup Time		2		μS
tah	Address Hold Time	ə	0		μS
tDH	Data Hold Time		2		μS
tDFP	CS/V _{PP} High to Output Float Delay	(Note 2)	0	130	ns
tvcs	Vcc Setup Time		2		μS
tpw	CS/V _{PP} Initial Program Pulse Width	(Note 3)	0.95	1.05	ms
topw	CS/V _{PP} Overprogram Pulse Width	(Note 4)	2.85	78.75	ms
tcs	Data Valid from CS	N _{PP}		70	ns

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	5ns
Input Pulse Levels	to 3.0V
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V

Notes:

- V_{CC} must be applied simultaneously or before CS/V_{PP} and removed simultaneously or after CS/V_{PP}.
- This parameter is only sampled and is not 100% tested.
 Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Initial Program Pulse width tolerance is 1msec±5%.
- 4. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X.


Atmel's 27HC641/2 Integrated Product Identification Code:

		Pins							Hex	
Codes	AO	07	O6	O5	04	Оз	O2	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	1	1F
Device Type	1	0	0	0	1	0	0	0	0	10

Fast Programming Algorithm

Two 12.5V $\overline{\text{CS}}/\text{Vpp}$ pulse widths are used to program; initial and overprogram. Ai are set to address the desired byte. V_{CC} is raised to 6.0V. The first $\overline{\text{CS}}/\text{Vpp}$ pulse is 1ms. The programmed byte is then verified. If the byte programmed successfully, then an overprogram $\overline{\text{CS}}/\text{Vpp}$ pulse is applied for 3ms. If the byte fails to program after the first 1ms pulse, then up to 25 successive 1ms pulses are applied with a verification after each pulse. When the byte passes verification, the overprogram pulse width is 3X (times) the number of 1ms pulses required earlier (75ms max).

If the part fails to verify after 25 1ms pulses have been applied, it is considered as failed. After the first byte is programmed, the Ai are set to the next address repeating the algorithm until all required addresses are programmed. Then $V_{\rm CC}$ is lowered to 5.0V. All bytes subsequently are read to compare with the original data to determine if the device passes or fails.







Ordering Information

tacc	Ico	: (mA)	0.4.40.4.	Dardinana	On austine Bases
(ns)	Active	Standby	Ordering Code	Package	Operation Range
35	75	35	AT27HC641-35DC AT27HC642-35DC AT27HC641-35LC	24DW6 24DW3 28LW	Commercial (0°C to 70°C)
45	75	35	AT27HC641-45DC AT27HC642-45DC AT27HC641-45LC	24DW6 24DW3 28LW	Commercial (0°C to 70°C)
45	90	40	AT27HC641-45DI AT27HC642-45DI AT27HC641-45LI	24DW6 24DW3 28LW	Industrial (-40°C to 85°C)
			AT27HC641-45DM AT27HC642-45DM AT27HC641-45LM	24DW6 24DW3 28LW	Military (-55°C to 125°C)
			AT27HC641-45DM/883 AT27HC642-45DM/883 AT27HC641-45LM/883	24DW6 24DW3 28LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
55	75	35	AT27HC641-55DC AT27HC642-55DC AT27HC641-55LC AT27HC641-55PC AT27HC642-55PC	24DW6 24DW3 28LW 24P6 24P3	Commercial (0°C to 70°C)
55	90	40	AT27HC641-55DI AT27HC642-55DI AT27HC641-55LI AT27HC641-55PI AT27HC642-55PI	24DW6 24DW3 28LW 24P6 24P3	Industrial (-40°C to 85°C)
			AT27HC641-55DM AT27HC642-55DM AT27HC641-55LM	24DW6 24DW3 28LW	Military (-55°C to 125°C)
			AT27HC641-55DM/883 AT27HC642-55DM/883 AT27HC641-55LM/883	24DW6 24DW3 28LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
70	75	35	AT27HC641-70DC AT27HC642-70DC AT27HC641-70LC AT27HC641-70PC AT27HC642-70PC	24DW6 24DW3 28LW 24P6 24P3	Commercial (0°C to 70°C)
70	90	40	AT27HC641-70DI AT27HC642-70DI AT27HC641-70LI AT27HC641-70PI AT27HC642-70PI	24DW6 24DW3 28LW 24P6 24P3	Industrial (-40°C to 85°C)
			AT27HC641-70DM AT27HC642-70DM AT27HC641-70LM	24DW6 24DW3 28LW	Military (-55°C to 125°C)

Ordering Information

tacc	Icc (mA)			5.1	On and in Danie
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	90	40	AT27HC641-70DM/883 AT27HC642-70DM/883 AT27HC641-70LM/883	24DW6 24DW3 28LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
90	75	35	AT27HC641-90DC AT27HC642-90DC AT27HC641-90LC AT27HC641-90PC AT27HC642-90PC	24DW6 24DW3 28LW 24P6 24P3	Commercial (0°C to 70°C)
90	90	40	AT27HC641-90DI AT27HC642-90DI AT27HC641-90LI AT27HC641-90PI AT27HC642-90PI	24DW6 24DW3 28LW 24P6 24P3	Industrial (-40°C to 85°C)
			AT27HC641-90DM AT27HC642-90DM AT27HC641-90LM	24DW6 24DW3 28LW	Military (-55°C to 125°C)
			AT27HC641-90DM/883 AT27HC642-90DM/883 AT27HC641-90LM/883	24DW6 24DW3 28LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
45	90	40	5962-87515 01 JX 5962-87515 01 KX 5962-87515 01 LX 5962-87515 01 3X	24DW6 24FW 24DW3 28LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
55	90	40	5962-87515 02 JX 5962-87515 02 KX 5962-87515 02 LX 5962-87515 02 3X	24DW6 24FW 24DW3 24LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
70	90	40	5962-87515 03 JX 5962-87515 03 KX 5962-87515 03 LX 5962-87515 03 3X	24DW6 24FW 24DW3 28LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
90	90	40	5962-87515 04 JX 5962-87515 04 KX 5962-87515 04 LX 5962-87515 04 3X	24DW6 24FW 24DW3 28LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Package Type					
24DW3	24 Lead, 0.300" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)				
24DW6	24 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)				
24FW	24 Lead, Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)				
28LW	28 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)				
24P3	24 Lead, 0.300" Wide, Plastic Dual Inline Package OTP (PDIP)				
24P6	24 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)				

