

Nano processor Design (Lab 9 & 10 - Report)



Group Members : S. Sabesan, P. Loghi, B. Abinayan, T. Nirojan

Index numbers : 160538L, 160358J, 160007J, 160442L

Group : CSE A (Group - L)


Title : Nano Processor Design

Date : 16-11-2017

Lab Task



- eal Design the components which are needed to make Processor.
- Check the liability of the components using ISim simulator.
- Pesign a 4-bit processor capable of executing 4 instructions by combining the created components. The high-level architecture of the Nano processor is given below.






1. 4-bit Add/Subtract unit




Schematic Diagram



Test bench Code

```
Test Bench - User Defined Section
                                                     75
                                                            A <= "0111" ;
       tb : PROCESS
                                                                                              WAIT FOR 1 NS;
49
                                                                                     100
                                                     76
                                                            WAIT FOR 1 NS;
50
       BEGIN
                                                     77
                                                                                                AS <= '1' :
       AS <= '0' ;
                                                                                     102
                                                            A <= "1000" ;
                                                     78
                                                                                     103
                                                            WAIT FOR 1 NS;
                                                     79
                                                                                             A<= "0001" ;
53
       B<= "0001" ;
                                                                                     104
         A <= "0000";
                                                     80
                                                                                                B <= "0000";
                                                                                     105
54
                                                                                              WAIT FOR 1 NS;
                                                     81
                                                            A <= "1001" ;
                                                                                     106
       WAIT FOR 1 NS;
55
                                                     82
                                                            WAIT FOR 1 NS;
                                                                                     107
56
                                                                                              B <= "0001" ;
                                                                                     108
       A <= "0001" ;
57
                                                     83
                                                                                              WAIT FOR 1 NS;
                                                                                     109
       WAIT FOR 1 NS;
                                                            A <= "1010" ;
58
                                                     84
                                                                                     110
59
                                                            WAIT FOR 1 NS;
                                                     85
                                                                                              B <= "0010" :
                                                                                     111
       A <= "0010" ;
60
                                                     86
                                                                                              WAIT FOR 1 NS;
                                                                                     112
       WAIT FOR 1 NS;
61
                                                            A <= "1011" ;
                                                     87
                                                                                     113
62
                                                                                     114
                                                                                              B <= "0011" ;
                                                            WAIT FOR 1 NS;
       A <= "0011" ;
                                                     88
63
                                                                                              WAIT FOR 1 NS;
                                                                                     115
       WAIT FOR 1 NS;
                                                     89
64
                                                                                     116
                                                     90
                                                            A <= "1100" ;
65
                                                                                              B <= "0100" ;
                                                                                     117
       A <= "0100" ;
                                                            WAIT FOR 1 NS;
                                                     91
66
                                                                                     118
                                                                                              WAIT FOR 1 NS;
       WAIT FOR 1 NS;
67
                                                     92
                                                                                     119
68
                                                            A <= "1101" ;
                                                                                              B <= "0101" ;
                                                     93
                                                                                     120
69
       A <= "0101" :
                                                                                              WAIT FOR 1 NS;
                                                            WAIT FOR 1 NS;
                                                                                     121
                                                     94
       WAIT FOR 1 NS;
70
                                                                                     122
                                                     95
71
                                                                                     123
                                                                                              B <= "0110" :
                                                            A <= "1110" ;
                                                     96
       A <= "0110" ;
                                                                                              WAIT FOR 1 NS;
72
                                                            WAIT FOR 1 NS;
       WAIT FOR 1 NS:
                                                     97
73
                                                                                     125
                                                     98
                                                                                              B <= "0111" ;
```







2. 3-bit Adder



Schematic Diagram




Incrementor (Build using 3-bit adder)





Test bench Code

```
-- *** Test Bench - User Defined Section ***
43
       tb : PROCESS
       BEGIN
44
       A <= "001" ;
45
       WAIT FOR 1 NS;
46
47
48
       A <= "010" ;
       WAIT FOR 1 NS;
49
50
       A <= "011" ;
51
       WAIT FOR 1 NS;
52
53
       A <= "100" ;
54
55
       WAIT FOR 1 NS;
56
       A <= "101" ;
57
       WAIT FOR 1 NS;
58
59
       A <= "110" ;
60
       WAIT FOR 1 NS;
61
62
       A <= "111" ;
63
       WAIT FOR 1 NS;
64
65
66
       A <= "000" ;
       WAIT FOR 1 NS;
67
68
          WAIT; -- will wait forever
69
```






3. 3-bit Program Counter



Schematic Diagram



```
UUT: program_counter PORT MAP(
   Q => Q,
   D => D,
38
39
40
             CLK => CLK,
41
             CLR => CLR
42
43
44
        *** Test Bench - User Defined Section ***
45
46
         tb : PROCESS
         BEGIN
47
             D(2) <= '1'; D(1) <= '0'; D(0) <= '0';
CLK <= '0';
CLR <= '0';
48
49
50
51
             WAIT FOR 200 ns;
CLK <= '1';
WAIT FOR 200 ns;
52
53
54
              CLK <= '0';
             WAIT FOR 200 ns;


CLR <= '1';

CLK <= '1';

WAIT FOR 200 ns;

CLK <= '0';
57
58
59
60
             WAIT; -- will wait forever
61
         END PROCESS;
62
63
      -- *** End Test Bench - User Defined Section ***
```






4. K-way b-bit Multiplexer



i. 2-way 1-bit Multiplexer








ii. 2-way 3-bit Multiplexer




Schematic Diagram



iii. 2-way 4-bit Multiplexer








iv. 8-way 4-bit Multiplexer




Schematic Diagram



Test bench Code

```
S <="100";
WAIT FOR 1 NS;
                tb : PROCESS
64
65
                                                                                                                                90
91
                                                                                                                                              S <="101";
WAIT FOR 1 NS;
66
67
                R0 <= "0001";
R1 <= "0010";
R2 <= "0011";
                                                                                                                                             S <="110";
WAIT FOR 1 NS;
S <="111";
WAIT FOR 1 NS;
S <="000";</pre>
                                                                                                                               94
95
96
97
98
99
69
70
71
                R3 <= "0100" ;
                R5 <= "0100";
R4 <= "0101";
R5 <= "0110";
R6 <= "0111";
72
73
                R7 <= "1000" ;
                                                                                                                                              R0 <= "0000" ;
                                                                                                                             100
101
102
                                                                                                                                             R0 <= "0000";
R1 <= "0000";
R2 <= "0000";
R3 <= "0000";
R4 <= "0000";
R5 <= "0000";
R6 <= "0000";
R7 <= "0000";
75
76
                S <="000";
WAIT FOR 1 NS;
77
78
                                                                                                                             103
104
                S <="001";
79
80
                                                                                                                             105
                WAIT FOR 1 NS;
                                                                                                                             106
107
81
                                                                                                                             108
109
82
83
                                                                                                                                             WAIT FOR 1 NS;
WAIT; -- will wait forever
END PROCESS;
*** End Test Bench - User Defined Section ***
                WAIT FOR 1 NS;
                                                                                                                              110
84
85
                                                                                                                             111
112
                S <="011";
WAIT FOR 1 NS;
86
                                                                                                                              113
```







5. Register Bank



• 4-bit Register (Used in Register Bank)




? 3-8 Decoder (Used in Register Bank)






Test bench Code for 3-8 Decoder

```
70
       tb : PROCESS
       BEGIN
71
       EN <= '1' ;
72
73
       I2 <= '0' ;
74
       I1 <= '0';
75
       IO <= '0';
76
77
       WAIT FOR 1 NS;
       IO <= '1';
78
       WAIT FOR 1 NS;
79
       I1 <= '1' ;
80
       IO <= '0';
81
       WAIT FOR 1 NS;
82
83
       IO <= '1';
       WAIT FOR 1 NS;
84
85
       I2 <= '1' ;
       I1 <= '0';
86
       IO <= '0';
87
88
       WAIT FOR 1 NS;
       IO <= '1';
89
       WAIT FOR 1 NS;
90
       I1 <= '1' ;
91
       IO <= '0';
92
       WAIT FOR 1 NS;
93
       IO <= '1';
94
       WAIT FOR 1 NS;
95
96
          WAIT; -- will wait forever
       END PROCESS;
97
```










📍 Test bench Code for Register Bank

```
CLR => CLR,
          SEL => SEL,
65
          CTK => CTK
66
67
68
    -- *** Test Bench - User Defined Section ***
69
     tb : PROCESS
70
71
       BEGIN
         I(3) <= '1'; I(2) <= '0'; I(1) <= '1'; I(0) <= '0';
72
          CLR <= '0';
73
          CLK <= '0';
74
75
          SEL(2) <= '0'; SEL(1) <= '0'; SEL(0) <= '1';
          WAIT FOR 50 ns;
76
          CLK <= '1';
77
78
          WAIT FOR 50 ns;
79
          CLK <= '0';
          I(3) <= '1'; I(2) <= '1'; I(1) <= '1'; I(0) <= '0';
80
          SEL(2) <= '0'; SEL(1) <= '0'; SEL(0) <= '0';
81
82
          WAIT FOR 50 ns;
          CLK <= '1';
83
          WAIT FOR 50 ns;
84
          CLK <= '0';
85
86
         WAIT; -- will wait forever
87
      END PROCESS;
   -- *** End Test Bench - User Defined Section ***
88
89
90
   END;
91
```





6. ROM




Assembly Program

Look Up Table

Input			Output											
S2	S1	S0	l11	l10	19	18	17	16	15	14	13	12	l1	10
0	0	0	1	0	0	1	0	0	0	0	0	0	0	1
0	0	1	0	1	0	1	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	1	0	0	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	1	0	0	0	0	0
1	0	1	1	1	0	0	1	0	0	0	0	1	1	1
1	1	0	1	1	0	0	0	0	0	0	0	0	1	1
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
			9000	0062	8000	000B	003C	0000	00100	8000	0000	0020	0064	0065




Schematic Diagram



```
40
       tb : PROCESS
                                   S <= "101" ;
                            58
       BEGIN
41
                                   WAIT FOR 1 NS ;
                            59
       S <= "000";
42
                            60
       WAIT FOR 1 NS ;
43
                            61
                                  S <= "110" ;
                            62
44
       S <= "001" ;
                            63
                                  WAIT FOR 1 NS ;
45
       WAIT FOR 1 NS ;
46
                            65
47
                                  S <= "111" ;
                            66
       S <= "010" ;
48
                                  WAIT FOR 1 NS ;
                            67
49
      WAIT FOR 1 NS ;
                                  S <= "000";
                            68
50
                            69
                                 WAIT FOR 1 NS ;
       S <= "011" ;
51
                            70
       WAIT FOR 1 NS ;
52
                                     WAIT; -- will wait forever
                            71
53
                            72
                                 END PROCESS;
       S <= "100" ;
54
                            73 -- *** End Test Bench - User Defined Section ***
       WAIT FOR 1 NS ;
55
                            74
56
                            75 END;
57
                            76
```






7. Instruction Decoder



Operation	l11	l10	Decoder	LSB	Regreen	Mux_A	Mux_B	LOD	SUB	JMP
ADD	0	0	Y0	0	I(9:7)	I(9:7)	l(6:4)	0	0	0
MOVI	0	1	Y1	I(3:0)	I(9:7)	0	0	1	0	0
NEG	1	0	Y2	0	I(9:7)	0	I(9:7)	0	1	0
JZR	1	1	Y3	I(2:0)	0	I(9:7)	0	0	0	1




🔻 Schematic Diagram




```
64
       tb : PROCESS
                                               92
       BEGIN
                                                      CLK <= '1' ;
65
                                               93
       REG <= "0001" ;
66
                                                      WAIT FOR 1 NS;
                                               94
67
                                               95
       I <= "100110000001" ;</pre>
                                                      I <= "000100110000";
68
                                               96
69
       CLK <= '0';
                                               97
                                                      CLK <= '0';
70
       WAIT FOR 1 NS;
                                               98
                                                      WAIT FOR 1 NS;
71
                                               99
       CLK <= '1' ;
                                                      CLK <= '1' ;
72
                                              100
       WAIT FOR 1 NS;
                                                      WAIT FOR 1 NS;
73
                                              101
74
                                              102
       I <= "010110000000";
                                                      I <= "110100000111";
75
                                              103
       CLK <= '0';
                                                      CLK <= '0';
76
                                              104
       WAIT FOR 1 NS;
                                                      WAIT FOR 1 NS;
77
                                              105
78
                                              106
       CLK <= '1' ;
                                                      CLK <= '1' ;
79
                                              107
       WAIT FOR 1 NS;
                                                      WAIT FOR 1 NS;
80
                                              108
                                                      REG <= "0000";
81
                                              109
       I <= "100100000011" ;</pre>
82
                                              110
83
       CLK <= '0' ;
                                              111
                                                         I <= "110000000011";
       WAIT FOR 1 NS;
                                                      CLK <= '0';
                                              112
84
                                                      WAIT FOR 1 NS;
                                              113
85
       CLK <= '1' ;
86
                                              114
                                                      CLK <= '1' ;
87
       WAIT FOR 1 NS;
                                              115
                                                      WAIT FOR 1 NS;
                                              116
88
       I <= "000010100000";
                                              117
89
       CLK <= '0';
                                                      I <= "001110010000";
90
                                              118
                                                      CLK <= '0';
       WAIT FOR 1 NS;
91
```





8. Instruction Buffer








9. Nano Processor



Schematic Diagram




```
tb : PROCESS
46
       BEGIN
47
48
          CLR <= '0';
          CLK <= '0';
49
          WAIT FOR 50 ns;
50
51
          CLK <= '1';
          WAIT FOR 50 ns;
52
53
          CLK <= '0';
54
          WAIT FOR 50 ns;
55
          CLK <= '1';
56
          WAIT FOR 50 ns;
57
58
          CLK <= '0';
59
          WAIT FOR 50 ns;
60
61
           CLK <= '1';
          WAIT FOR 50 ns;
62
63
64
          CLK <= '0';
          WAIT FOR 50 ns;
65
          CLK <= '1';
66
67
          WAIT FOR 50 ns;
68
          CLK <= '0';
69
          WAIT FOR 50 ns;
70
71
           CLK <= '1';
          WAIT FOR 50 ns;
72
73
```





10. Display the Results in 7-Segment







11. Conclusion



From this lab we were able to:

- \P design and develop a 4-bit arithmetic unit that can add and subtract integers.
- education the processor.
- egign and develop K-way b-bit multiplexers.
- develop and use busses.
- \P verify their functionality via simulation and on the development board.

Date of submission :- 24-11-2017