

COEN6551 Formal Hardware Verification

Project Report Equivalence Checking of RS232 design using Synopsys Formality and Cadence Conformal

Submitted to Dr. Sofiene Tahar

Submitted by Group J

Aiswarya Balan (40188471)
Ragul Nivash Rangasamy Sekar (40169564)
Shivendra Arulalan (40197455)
Thenmozhie Rajan (40192527)

DATE: 13-06-2022

ABSTRACT

The world is gradually being influenced by technological systems. Therefore, safety should be put in a high regard in safety-critical applications where lives of humans are at stake. If the software is defective, it may be fixed with the use of a patch program. The costs associated with this procedure will be minimal. If the hardware is defective, however, it may result in significant life and financial loss. As a result, the industries devote roughly 70% of the project's budget on hardware verification and validation. Hence, the verification teams assure that there are no errors when the product is ready by performing several techniques. Formal verification is the use of mathematical formula to verify the behavior of a system. Equivalence Checking, Model Checking and Theorem Proving are three methods of formal verification.

In this project, we used equivalence checking to verify the equivalence between RTL and gate level netlist and fix the bugs between gate and buggy gate level description of the same design using Synposys Formality and Cadence Conformal tools. Additionally, the comparison between Synposys Formality and Cadence Conformal tools are provided.

This project report provides brief description about,

- i. System behavior and function of RS232
- ii. RTL synthesis using Synopsys design compiler.
- iii. Equivalence checking between RTL-gate and gate-buggy gate level design (bug hunting), using Synposys Formality and Cadence Conformal tools.
- iv. Description of validation process in Synopsys Formality and Cadence Conformal.
- v. Analysis of verification result.

1. INTRODUCTION:

Formal verification aims to construct a computer-based mathematical model of the system and verify if the model meets the intended behavior. In this project, we are going to verify RS232 model using formal verification tool such as Synopsys Formality and Cadence Conformal tools based on equivalence checking methodology. RS232 is an asynchronous communication protocol that lets you transfer data between electronic devices. Since data is only transmitted in one way per line, bi-directional communication (two directions) requires two wires. Therefore, the two wires along with a third ground reference wire make the configuration of RS 232.

1.1. RS 232 – SYSTEM BEHAVIOUR AND FUNCTION

RS232 is a two-way communication system that sends and receives data. There are two devices connected to each other: (DTE) Data Transmission Equipment and (DCE) Data Communication Equipment, both of which have pins such as TXD (Transmitter), RXD (Receiver), RTS (Request To Send), and CTS (Clear To Send). The RTS now creates a request to transfer data from the DTE source. Then, on the other side, DCE, the CTS, clears the way for the data to be received. It will deliver a signal to RTS of the DTE source to send the signal after clearing a path. Afterwards, the bits are sent from DTE to DCE. RTS and CTS of DTE sources can now create the request from DCE sources, clearing the path for receiving data and giving a signal to transmit data. This is the entire data transmission process. Two-wire RS232 communication module with 5, 6, 7, and 8-bit word communication, as well as parity, and 1 and 2 stop bits. A Wishbone interface is used to regulate the transmit and receive buffers. Auxiliary signals for Buffer status and interrupt driven routines are supplied in addition to the Wishbone interface.

Settings:

- Baud rate is 9600 bps
- The output voltage specification,
 - +5V to +25V (transmitting a logical zero) and
 - -5V to -25V (transmitting a logical one).
- The receiver voltage specification,
 - Greater than 3V (receiving logic zero) and
 - Smaller than -3V (receiving logic one).




Figure 1: RS232-Transmission

1.2. State Diagram:

The below state diagrams of transmitter and receiver explains the behavior of the system.




Figure 2: Transmitter State Diagram




Figure 3: Receiver State Diagram

1.3. Circuit Diagram using precision tool:




Figure 4: Circuit Diagram

2. RTL SYNTHESIS USING SYNOPSYS DESIGN COMPILER:

The Design Compiler RTL synthesis solution allows users to determine today's design difficulties by optimizing timing, area, power, and test at the same time. Design Compiler incorporates topographical technology that ensures a consistent flow and faster time to results. Logic synthesis tool involves the process of converting an RTL circuit description into an optimized gate-level representation.

There are three steps involved in logical synthesis. The RTL description is first converted to a boolean description that is not optimized. HDL constructs like IF, CASE, LOOPs, and conditional assignments are transformed to boolean counterparts that include elementary gates like NAND and NOR gates, flops, and latches etc.,

The logical optimization step comes after this. To provide an optimal equivalent description, boolean optimization methods are utilized. To optimize the logic, these methods use logic flattening and logic factoring operations, as well as fan out and loading limitations. Flattening operations eliminate structure, whereas factoring procedures provide new structure. When these operations are used in combination, they serve to optimize the logic.

Finally, the optimized boolean equivalent description is translated to actual logic gates using the target process's technology library. To create a netlist, this phase takes logical and temporal information from the technology library. The created netlist satisfies the user's requirements for area and speed.

Logical synthesis eliminates the issue of distinct designer styles for different design blocks and suboptimal designs. Technology-independent design is possible with logic synthesis tools. To synthesis tools, design engineers submit HDL descriptions as well as different restrictions and limitations on the design. These limitations represent the requirements that the design must fulfil. It supports VHDL and Verilog languages. It can also synthesize to other design libraries such as the vtvt_tsmc libraries or OSU standard cell libraries.

In this project, there are six vhdl files as follows, uart_tx.vhd, uart_tx-fifo.vhd, uart_rx.vhd, uart_rx_fifo.vhd, uart_wb.vhd, uart_top.vhd. The design vision tool compiles and synthesizes all the six files and are saved as syn_2.vhdl. This synthesized file will be used as the reference (gate level design) for comparing with buggy file during bug hunting in Synopsys Formality and Cadence Conformal tools.

Steps in RTL Synthesis:

The following steps are used in Synopsys design vision tool,

- a. First, read five sub files and then read the top file.
- b. In Analyze, add the top file under "file names in analysis order" section.
- c. Elaborate the design (give the required address_width). Here, address_width is given as 3. Then check design by selecting Design -> Check Design. Value 1 is returns which means the design check is executed successfully.
- d. Select the top file and view symbol in logical hierarchy work plane, then select the clock pin and give the following clock specifications

Attribute Name	Value
Clock name	clk
Clock period	40
Raising	0.00
Falling	20

e. Finally, select Design -> Compile design.

The synthesis and optimization of design is completed successfully and value 1 is returned.




Figure 5: Symbol view and schematic diagram in Synopsys design vision

After performing synthesis, the file is saved as syn_2.vhdl (it is the gate level description of given RTL file). This synthesized file is used for equivalence checking and bud hunting using Synopsys and Conformal tool.

3. EQUIVALENCE CHECKING USING FORMALITY:

3.1. SYNOPSYS FORMALITY:

Formality is an equivalence-checking (EC) system that determines if two versions of a design are functionally similar using formal, static methodologies. The scale and complexity of today's designs, together with the problems of achieving time, area, power, and schedule, require highly verified synthesis optimizations. Formality supports all the Design Compiler and Fusion Compiler optimizations out of the box, resulting in the highest quality, completely verifiable outputs. Power-up and power-down states, multi-voltage, multi-supply, and clock-gated designs are all supported by formality. The flow-based graphical user interface and auto-setup mode of Formality make it simple for even inexperienced users to finish verification in the minimum time.

The auto-setup option in Formality makes verification easier by avoiding false failures caused by improper or missing setup parameters. Auto-setup uses Formality setup information to meet Design Compiler or Fusion Compiler assumptions, such as naming conventions, unused pins, test inputs, and clock gating. RTL, netlists, and libraries, among other important files, are automatically located.

3.2. RTL-GATE LEVEL EQUIVALENCE CHECKING:

It is critical to validate the legitimacy of the synthesized file by comparing it to the original RTL file before verifying the buggy file. So, the RTL file is loaded in the reference area, and the synthesis file (syn_2.vhdl) is loaded in the implementation area with the appropriate libraries and support files, followed by verification. The Synopsys Formality GUI will provide the result.

Steps involved in equivalence checking are as follows,

- a. Firstly, setup the environment, the formality window will pop up.
- b. Under "Reference" tab, read the RTL file (given design) and load [It is any design that need to be referred for doing comparison].
- c. In the Read DB Libraries, select class.db and load it.
- d. In the Set Top Design choose uart_top and select set top design and then set reference.
- e. Check whether a green tick mark appears in the Reference tab.
- f. Under "Implementation" tab, read the syn_2.vhdl file (synthesized file) and load [It is any file that must be compared with reference file for doing needed correction].
- g. In the Read DB Libraries, select class.db and load it.
- h. In the Set Top Design choose main and select set top design and then set reference.
- i. Check whether a green tick mark appears near the Implementation tab.
- j. Under "match" tab, select run matching.
- k. Under "Verify" tab, select verify to see the verification(matching) result.




Figure 6 : RTL-gate level checking – Formality

As per the above design, there are no failing points between RTL and synthesized gate level design(syn_2.vhdl) and the verification is successful, indicating that our synthesized file accurate.

3.3. GATE-GATE LEVELEQUIVALENCE CHECKING:

In the reference tab, loaded the synthesized file (syn_2.vhdl). In the implementation tab, loaded the buggy file (uart_syn_buggy.vhdl) and repeated the same steps as above. If there exist any mismatches between two gate level design, the tool will show the failing point in GUI.

I. Match report:

320 matched points= 297 compare points by name **AND** 23 Matched by primary inputs There were 4 unmatched (cutnet) points.

II. Verification report:

Equivalent compare points: 170, Non-Equivalent/failing compare points: 20, Unverified compare points: 107




Figure 7: Gate-gate matching ang verification




Figure 8 : Gate- gate level synthesis

3.4. DESCRIPTION OF VERIFICATION PROCESS IN SYNOPSYS FORMALITY:

Failing point tab shows the list verification failed points which need to be diagnosed. By analyzing the failing point, the bugs can be fixed in the uart_syn_buggy.vhdl.





Figure 9: Failing points

We started by fixing the failing points, which resulted in reducing the unverified compare points. We tabulated few in the table. By back-tracing the schematic diagram inputs and outputs between reference and implementation logic design, the changes are made in the code, which reduced the failing points.

		BUG HUNTING
S. No	Bug location	Fix
1	TxFifo/n2 cutnet	tx_entries_back_q_reg_3_inst: changed QN => n245 to QN =>
		n2
2	TxFifo/tx_fifo_entries_free[0]	tx_entries_back_q_reg_0_inst: changed Q =>
	cutnet	tx_fifo_entries_free_1_port to Q =>
		tx_fifo_entries_free_0_port
3	UartTx/baud_counter_q_reg_1 5_inst	Changed U81 to ND2
4	UartTx/baud_counter_q_reg_1	U86: changed A04 to ND4
	5_inst	
5	UartTx/baud_counter_q_reg_1	U77: changed OR2P to EN
	5_inst	
6	UartTx/period_count_q_reg_3	U12: changed ND2 to XOR
	_inst	
7	UartTx/	No need for U16 NOT gate
	period_count_q_reg_15_inst	
8	UartTx/	U18: change from ND2 to NOR gate
	period_count_q_reg_15_inst	
9	DAT_O(2)	U128: changed AO3 to AO2
10	Tx_fifo/	Changed the output to Q => tx_out_addr_q_0_port
	tx_out_addr_q_reg_0_inst	

11	UartTx/ data_q_reg_6_inst	UartTX/ U30: Changed to EON1
		UartTx/U30 UartTx/U30
12	UartTX/ baud_counter_q_reg_7_inst	UartTx/add_84/U13: changed to XOR gate
13	UartTX/ baud_counter_q_reg_5_inst	UartTx/U51: changed from AO4 to EON1
14	UartRx/ period_count_q_reg_14_inst	UartRx/add_107/U18: changed to ND2
15	UartRx/ period16_count_q_reg_8_inst	UartRx/add_96/U4: changed to EN
16	UartRx/ period_count_q_reg_9_inst	period_count_q_reg_7_inst and period_count_q_reg_8_inst was not connected. So added 3 input NAND to add the missing signal. Reference
17	UartRx/ baud_counter_q_reg_9_inst	Added baud_counter_q_reg_8_inst to the baud_counter_q_reg_9_inst
18	UartRx/ baud_counter_q_reg_7_inst	Pulled the wire from the previous baud_counter ie from baud_counter_q_reg_6_inst and gave it to 3 i/p AND rather than 2 i/p NAND. Reference Implementation
19	UartRx/ period_count_q_reg_8_inst	Pulled the signal from period_count_q_reg_7_inst. The signal was pulled and reg_8_inst must fed to XNOR gate






Figure 10:Gate -gate level synthesis after bug hunting

By adopting the above tabulated bug hunting techniques, all the errors are resolved, and the verification is successful with 0 failing points.

4. EQUIVALENCE CHECKING USING CONFORMAL

The Cadence Conformal Equivalence Checker (EC) can validate and debug multi-million—gate designs without using test vectors. Conformal is a tool developed by Cadence, a well-known corporation that is a pioneer in the field of electrical design. Designers may use Cadence Conformal EC to test a wide range of circuits, including complicated arithmetic logic, data routes, memory, and custom logic. Conformal EC is the industry's most extensively supported independent equivalency checking solution, having been validated in thousands of tape outs. It's important to remember that RTL is also used at the gate level, in addition to RTL.

Cadence supports the following verification languages and standards:

- Formats VerilogR, VHDL, NDL, EDIF and SPICE (traditional, LVS).
- Standard Library Formats "Verilog simulation libraries and the SynopsysR LibertyTM Format Libraries.

The advantages listed below are the reasons why this tool was chosen and used. Even though the test vectors can be removed, millions of gate designs can be verified and debugged. It is less probable that the primary problems will go unnoticed when verification technology is used. It also ensures that errors are detected and corrected in a reliable and timely manner throughout the design process. The RTL model, in addition to the capabilities listed above, performs, and fulfils the same objective as the transistor circuit. Conformal LEC is an extremely effective equivalency checking method. It can offer formal verification that the Synthesized output matches the source RTL code. It can achieve all of this without running a single simulation.

4.1. RTL-GATE LEVEL EQUIVALENCE CHECKING

There are two different designs in Conformal, namely, 'Golden' and 'Revised' design. The first phase of the Conformal LEC is the setup phase followed by the LEC mode. The setup phase consists of reading the Library and the VHDL files (golden and revised design). Golden design is loaded by selecting Read design and select VHDL as the file format, then choose the reference design file (RTL file). Also, it is important to include the library file at the beginning with proper file format. Here, Liberty must be chosen since the format of designs might be Verilog, VHDL, SPICE, NDL and EDIF. In the Revised design the format is the same as Golden which is VHDL but the synthesized file (syn_2.vhdl) has been opted. The setup mode is completed.




Figure 11: Library file setup




Figure 12: RTL-GATE level Golden and revised setup

To map critical locations and compare them, the tool must be switched to LEC mode. After that, we can see result by clicking on Run on the toolbar and selecting Compare. There are three sections: Mapped points, Golden points, and Revised points, which include Primary Outputs, Primary Inputs, and D Flip-Flops. After comparing (compare all), Equivalent and Non-equivalent points will appear.

Critical locations such as primary inputs (PI), primary outputs (PO), DFFs, D-latches, blackboxes, Z-gates, and cut gates are instantly **mapped.** The tool begins with name-based mapping and then moves on to function-based mapping. Name-based mapping requires less time to execute than function-based mapping, the tool first attempts to map critical points using name-based mapping before moving to function-based mapping. Only the mapped key points will be compared. The tool will attempt to show equivalence by feeding all possible input combinations into the logic cone and observing the output behavior. The tool will then categorize the compared points as equivalent, inverted equivalent, non-equivalent, and abort points after the comparison procedure. Except equivalent points everything must be debugged. If all the comparison points are equal, we conclude that the golden and revised design are compatible and bug free. To perform comparison, select **Run > Compare**. Then, add all compare points.




Figure 13: RTL-Gate level equivalence checking

Figure 13 shows the RTL-Gate level equivalence checking. There are no failing point or unmatched point. So, the synthesized file is accurate to use it for comparing with buggy gate level file for doing error correction.

4.2. GATE-GATE LEVEL EQUIVALENCE CHECKING

The synthesized file (syn_2.vhdl) is loaded in Golden design and buggy gate level file (uart_syn_buggy.vhdl) is loaded in revised design. The same steps are followed as in RTL-Gate level equivalence checking. There are 4 unmapped points and 127 non-equivalent points after comparing as shown in the figure 14.

// Revised key points = 324 // Mapping key points // Warning: Revised has 4 unwapped key points					 Unapped points;			
Mapped points:					Unmapped points	-	Total	
Mapped points	ΡΙ	PO	DFF	Total	 Not-mapped	4	4	
Golden	23	17	280	320	// Warning: Key po	int mapp	ing is inco	omplete
Revised	23	17	280	320	LEC> add compared // Command: add co	mpared p	oints -all	
Unmapped points					 // 297 compared po LEC> compare		ed to compa	are list
Revised:					 // Command: compar			
Unapped points	_		tal		 Compared points	PO	DFF	Total
Wat arrest					 Equivalent	12	158	170
					 Non-equivalent	5	122	127
// Warning: Key	point 1	apping	is incom	olete				

Figure 14: Gate-gate level Mapping and Comparison Report




Figure 15: List of Non-equivalent points

4.3. DESCRIPTION OF VERIFICATION PROCESS IN CADENCE CONFORMAL:

To resolve the bugs, select any one non-equivalent point in the mapping manager icon. Right click on the bug and click on diagnose option, the diagnose manager dialog box will open indicating all the error candidates. The error must be corrected in such a way that the candidate that has higher level of percentage error must be given priority. From the figure 16 below, the gates which have percentage as 1 must be debugged first. Once this is done all other errors which lower percentage will be corrected.




Figure 16: Diagnose Manager

For example, the compared chosen is "UartRx/period_count_q_reg_15_inst". From the diagnose manager the diagnose point is shown as UartRx/U60 and its corresponding error candidate are shown below. The error which higher percentage must be resolved first, from Figure 17 it is found out to be U18: NAND and U12: NOT gate. Right click on the error candidate to get the source code. Now this can be compared with the source code of the golden file and the point which is found to be non-equivalent can be corrected. The identical technique must be followed, but because the buggy file has been modified, it is necessary to utilize the amended buggy file. Overall, it will be possible to determine whether the non-equivalent points are lowered.

Non-equivaler	nt signal a	nd its error candi	dates
ID (R)	Type	Likelihood	Name
2698	EON1		/UartRx/U60
1: 2617 2: 2647 3: 2616 4: 2615 5: 2663 5: 2694	idates ND2 IVDA AN3 AN3 IVDA EON1	1,00 1,00 0,98 0,81 0,68 0,32	/UartRx/add_107/U18 /UartRx/U12 /UartRx/add_107/U20 /UartRx/add_107/U24 /UartRx/U10 /UartRx/U60

Figure 17: List of error candidates




Figure 18: Source code comparison

Another technique to diagnose errors is to use a schematic viewer to analyze these given candidates, and if errors have been identified, Source Code Manager may be used to edit them, as illustrated in Figure 19. To see the schematic view right click on the error candidate and select schematics. Below it can be seen that NAND gate in the revised needs to be changed to NOR, which is indicated in the golden.




Figure 19: Schematics view

Another way to fix errors with Conformal is to double-check each gate. However, after selecting the relevant error candidate from the list, Report gate option is chosen. All the errors may be debugged by examining which gate is coupled to which gate, input, and output, and validating their equivalence. Figure 20 illustrates how to verify for equivalence. At this point, by adding the selected line to the proof list, one may deduce that if the word equivalent occurs on the blank rectangle, they are both comparable; otherwise, additional gates must be checked to see if they are equal.




Figure 20: Report gate error tracking

Furthermore, if they are not comparable, the procedure must be repeated by comparing each Golden and updated section one by one. Overall, this strategy aids us in locating the malfunctioning gate. The malfunctioning gate's corresponding golden gate are be used to troubleshoot it. After following the above-mentioned methods of error correction, all the bugs are resolved, and the verification is successful.




Figure 21: Corrected buggy file with zero unmapped points

5. DISCUSSION AND ANALYSIS OF VERIFICATION RESULT

The verification method using formality is carried out using schematic view, which aided us in locating problematic gates on comparing the schematic view of both reference and implementation. The errors are rectified by replacing appropriate gates, corresponding port mapping, created necessary signals to match the required connection. Also, we checked the behavior of the block to do the corrections. Moreover, by back-tracing the inputs and outputs in comparison with reference schematic view, we were able to find the faulty blocks. The verification process using conformal is done by selecting the non-equivalent point and diagnosing the errors with various options like error tacking, schematic view, source code comparison. In both formality and conformal, schematic view comparison was convenient in bug hunting.

6. CHALLENGES

• Synopsys Design compiler

After synthesizing, when we loaded the synthesized file in Synopsys formality, we got a few errors and warnings, like FMR 089, FMR VHDL-1002, VHDL- 290, FMR VHDL-011, FMR VHDL-048.

VHDL-290 stated that a dummy netlist was created, which was not present in class.db file. FMR VHDL-048 was raised because the packages in the library file were corrupted. FMR-089 states that verification results may disagree with the logic simulator. So, we tried to change the FMR-089 error into a warning by executing -> set hdlin_error_on_mismatch_message "FMR_VHDL-1002". Finally, we figured out that there were some err with the Design Compiler, which resulted in errors while loading the file in Synopsys Formality.

- Behavioral code understanding: Knowing how the designer interlinked/ called each component, nomenclature, and functionality took us more time.
- Back tracing versus error candidate: We found fixing fail compare points using back tracing easier than looking up the error candidates.

Conformal

There were two formats for reading the library. One is Liberty, and the other is SVA. SVA supports .V, .lib and .vpx file. When we tried using the SVA format, there were too many failing points with Blackbox errors compared to the liberty format. So we proceeded with the Liberty format.

The order of reading the library file created some challenges. Reading the library file between the golden and revised file caused more non-equivalent points. So, we read the library before reading the design files.

7. SYNOPSYS FORMALITY vs CADENCE CONFORMAL

For equivalence checking, both formality and conformal tool are helpful, and they compare the functionality of the design. In formality, the total failing (not equivalent) points are 20 and unverified points are 107. So, totally, there are 127 bugs. In Conformal, there are 127 non-equivalent points as highlighted in the figure below. Both formality and conformal tool shows same number of errors.




Figure 22: Formality Vs Conformal error report

The risk of missing critical bugs are reduced in cadence tool with independent verification technology. They are helpful in corner case verification.

8. CONCLUSION

The design provided to us is a two-way RS232 communication module capable of transmitting and receiving 5,6,7 or 8-bit words. In addition, it also consists of a Parity bit, two stop bits to establish an appropriate communication protocol. The design file consists of uart_tx.vhd, uart_tx-fifo.vhd, uart_rx.vhd, uart_rx_fifo.vhd, uart_wb.vhd and uart_top.vhd. We synthesize the RTL design for Logical Equivalence Checking (LEC). Synopsys' Design Compiler is used for the synthesis process. The synthesized file will be in the.vhd/.vhdl format, and it will be created once the

RTL design has been constrained into design constraints like as power, area, and time. Buggy file is provided with bugs which need to be detected and corrected using equivalence checking tool. RTL- gate level equivalence checking is done in both tools to check the accuracy of synthesis.

In formality, synthesized file (syn_2. vhdl)/Reference is compared with the given buggy file (uart_syn_buggy.vhdl)/Implementation. There were 20 not-equivalent points and 107 unverified points detected. Using schematic view, the errors such as gate mismatch, wrong port mapping and missing signals are detected, and corrections are made. Finally, the verification is successful with 0 not-equivalence points. In Conformal, by comparing synthesized file (syn_2.vhdl)/Golden with buggy design(uart_syn_buggy.vhdl)/Revised, there were 127 non-equivalent points. They are diagnosed by source code comparison, schematic view comparison and the error candidates were traced and corrected. All the bugs are fixed, and verification is successful with 0 non-equivalent points. Both tools have different approaches for tracing and correcting the errors in the design.

9. REFERENCE:

- [1] https://users.encs.concordia.ca/~tahar/coen6551/notes/ec-manual16.pdf
- [2] https://users.encs.concordia.ca/~tahar/coen6551/notes/dc-slides16.pdf
- [3] https://users.encs.concordia.ca/~tahar/coen6551/notes/formality-slides16.pdf
- [4] https://users.encs.concordia.ca/~tahar/coen6551/notes/lec-slides16.pdf
- [5] https://opencores.org/projects/rs232_with_buffer_and_wb
- [6] "Krishnegowda, Deekshith. (2021). A primer on Logical Equivalence Checking (LEC) using Conformal." https://www.edn.com/a-primer-on-logical-equivalence-checking-lec-using-conformal/
- [7] https://s2.smu.edu/~manikas/CAD_Tools/SDC/lab2/lab2_synopsys_dc.pdf
- [8] https://pdfcoffee.com/formality-debugging-failing-verifications-presentation-pdf-free.html
- $[9] \ https://www.synopsys.com/content/dam/synopsys/implementation \& signoff/data sheets/formality-and-formality-ultra-ds.pdf$