Advanced Computer Architectures

(High Performance Processors and Systems)

Dynamic Scheduling: Tomasulo vs Scoreboard



Alessandro Verosimile < alessandro.verosimile@polimi.it> Marco D. Santambrogio <marco.santambrogio@polimi.it>

EXE ON APRIL 23: ONLINE

EXE ON APRIL 23: ONLINE


NO EMAILS RECEIVED THEREFORE CONFIRMED

Key Idea: dynamic scheduling

- Problem: data dependences that cannot be hidden with bypassing or forwarding cause hardware stalls of the pipeline
- Solution: allow instructions behind a stall to proceed
 - HW rearranges the instruction execution to reduce stalls
- Enables out-of-order execution and completion (commit)
 - Out-of order execution introduces possibility of WAR, WAW data hazards.

When is it Safe to Issue an Instruction?

- Suppose a data structure keeps track of all the instructions in all the functional units
- The following checks need to be made before the Issue stage can dispatch an instruction
- Is the required function unit available?
- Is the input data available? → RAW?
- Is it safe to write the destination? → WAR? WAW?
- Is there a structural conflict at the WB stage?



Execution Process

- Issue
 - Functional unit is free (structural)
 - Active instructions do not have same Rd (WAW)
- Read Operands
 - Checks availability of source operands
 - Resolves RAW hazards dynamically (out-of-order execution)
- Execution
 - Functional unit begins execution when operands arrive
 - Notifies the scoreboard when it has completed execution
- Write result
 - Scoreboard checks WAR hazards
 - Stalls the completing instruction if necessary

Scoreboard structure: three parts

1. Instruction status

2. Functional Unit status

Indicates the state of the functional unit (FU):

Busy – Indicates whether the unit is busy or not

Op - The operation to perform in the unit (+,-, etc.)

Fi - Destination register

Fj, Fk – Source register numbers

Qj, Qk – Functional units producing source registers

Rj, Rk – Flags indicating when Fj, Fk are ready

3. Register result status

Indicates which functional unit will write each register. Blank if no pending instructions will write that register.

Exercise

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	Ist		Issue	Read Op	Exec Co.	Write R.
Mult1												addd	1			
mult2												multd				
Add1	YES	ADD	F0	F2	F4			YES	YES		S1	multd				
Add2												addd				
F0	F2	F4	F6	F8	F10	F12	F14									
ADD1																

ADD: 2cc

S1: ADDD F0, F2, F4

✓ S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	Ist		Issue	Read Op	Exec Co.	Write R.
Mult1	YES	MULT	F2	F6	F8			YES	YES		S2	addd	1	2		
mult2	NO											multd	2			
Add1	YES	ADD	F0	F2	F4			YES	YES	2	S1	multd				
Add2	NO											addd				
F0	F2	F4	F6	F8	F10	F12	F14									
_	MULT1	-			1											

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

♥ S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	lst		Issue	Read Op	Exec Co.	Write R.
Mult1	YES	MULT	F2	F6	F8			YES	YES	4	S2	addd	1	2		
mult2	YES	MULT	F10	F0	F2	ADD1	MULT1	NO	NO		S3	multd	2	3		
Add1	YES	ADD	F0	F2	F4			NO	NO	_1	S1	multd	3			
Add2	NO							1				addd				
F0	F2	F4	F6	F8	F10	F12	F14									
ADD1	MULT1				MULT2											

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

X S4: ADDD F0, F12, F14


Name	Busy	Op	Fi	F	Fk	Qj	Qk	Rj	∑₄k	Ęŧ	Ist		Issue	Read Op	Exec (Co.	Write R.
Mult1	YES	MULT	F2	F 6	F8			NO	NO	3	S2	addd	1	2		4	
mult2	YES	MULT	F19	F0	F2	ADD1	MULT1	NO	NO		S3	multd	2	3			
Add1	YES	ADD	F0	F2	F4			NO	NO	0	51	multd	3				
Add2	NO		/							1		addd					
F0	F2	F4 /	F6	F8	F10	F12	F14										
ADD1	MULT1	/			MULT2												
1Δ		AW 2c			'	1		'							1		

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14



S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

Name	Busy	Op 🦼	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	lst		Issue	Read Op	Exec Co.	Write R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	1	S2	addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2		MULT1	YES	NO		S3	multd	2	3		
Add1	YES /	ADD2	F0	F12	F14			YES	YES		S4	multd	3			
Add2	NQ											addd	6			
F0 📕	F2	F4	F6	F8	F10	F12	F14									
ADD1	MULT1				MULT2											
1001																

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	St		Issue	Read Op	Exec Co.	Write R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	0	52	addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2		MULT1	YES	NO		S3	multd	2	3	7	
Add1	YES	ADD2	F0	F12	F14			YES	YES	2	S4	multd	3			
Add2	NO											addd	6	7		
F0	F2	F4	F6	F8	F10	F12	F14									
ADD1	MULT1				MULT2											


ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14



S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	Ist		Serie	Read	Op	Exec C	o. \	Vrite R.
Mult1	NO											addd	1		2		4	5
mult2	YES	MULT	F10	F0	F2			YES	YES	4	SS	multd	2		3		7	8
Add1	YES	ADD2	F0	F12	F14			NO	NO	0	54	multd	3		9			
Add2	NO											addd	6		7		9	
F0	F2	F4	F6	F8	F10	F12	F14											
ADD1					MULT2													

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0. F12. F14

Add1 NO multd 3 9	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read Op	Exec Co.	Write R.
Add1 NO multd 3 9 Add2 NO addd 6 7 9 1 F0 F2 F4 F6 F8 F10 F12 F14 9 1	Mult1	NO											addd	1	2	4	5
Add2 NO addd 6 7 9 1 F0 F2 F4 F6 F8 F10 F12 F14	mult2	YES	MULT	F10	F0	F2			NO	NO	3	S3	multd	2	3	7	8
F0 F2 F4 F6 F8 F10 F12 F14	Add1	NO											multd	3	9		
	Add2	NO											addd	6	7	9	10
MULT2	F0	F2	F4	F6	F8	F10	F12	F14	L								
	K					MULT2											

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	Ist		Issue	Read Op	Exec Co.	Write R.
Mult1	NO											addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2			NO	NO	2	S3	multd	2	3	7	8
Add1	NO											multd	3	9		
Add2	NO											addd	6	7	9	10
F0	F2	F4	F6	F8	F10	F12	F14									
					MULT2											

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read Op	Exec Co.	Write R.
Mult1	NO											addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2			NO	NO	1	S3	multd	2	3	7	8
Add1	NO											multd	3	9		
Add2	NO											addd	6	7	9	10
F0	F2	F4	F6	F8	F10	F12	F14									
					MULT2											

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	lst		Issue	Read Op	Exec Co.	Write R.
Mult1	NO											addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2			NO	NO	Ó	S3	multd	2	3	7	8
Add1	NO											multd	3	9	13	
Add2	NO											addd	6	7	9	10
F0	F2	F4	F6	F8	F10	F12	F14									
					MULT2											

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	st		Issue	Read Op	Exec Co.	Write R.
Mult1	NO											addd	1	2	4	5
mult2	NO											multd	2	3	7	8
Add1	NO											multd	3	9	13	14
Add2	NO											addd	6	7	9	/10
F0	F2	F4	F6	F8	F10	F12	F14									
					T k											
	ADI	D:	2c	С									/			
	N // I I	ıт.	10	_												
	MU	LI.	40	L												

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14


Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read Op	Exec Co.	Write R.
Mult1	NO											addd	1	2	4	5
mult2	NO											multd	2	3	7	8
Add1	NO											multd	3	9	13	14
Add2	NO											addd	6	7	9	10
F0	F2	F4	F6	F8	F10	F12	F14									

ADD: 2cc

Tomasulo Approach

- Another approach to eliminate stalls
 - Combines scoreboard with
 - Register renaming (to avoid WAR and WAW)
- Designed for the IBM 360/91
 - High FP performance for the whole 360 family
 - Four double precision FP registers
 - Long memory access and long FP delays
- Can support overlapped execution of multiple iterations of a loop

Tomasulo Algorithm for an FPU



Execution Process

- Issue
 - Empty reservation station or buffer
 - Send operands to the reservation station
 - Use name of reservation station for operands
- Execute
 - Execute operation if operands are available
 - Monitor CDB for availability of operands
- Write result
 - When result is available, write it to the CDB

Reservation Station Components

- Tag identifying the RS
- OP = the operation to perform on the component
- Vj, Vk = Value of the source operands
- Qj,Qk = Pointers to RS that produce Vj,Vk
 Zero value = Source op. is already available in Vj or Vk
- Busy = Indicates RS Busy
- Note: Only one of V-field or Q-field is valid for each operand

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1		
mult2								multd			
add1	ADD	R(F2)	R(F4)					multd			
add2								addd			
F0 ADD1	F2	F4	F6	F8	F10	F12	F14				
ADD1											

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)					addd	1		
mult2								multd	2		
add1	ADD	R(F2)	R(F4)			1		multd			
add2								addd			
F0	F2	F4	F6	F8	F10	F12	F14				
ADD1	MULT1										

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)				3	addd	1	3	
mult2	MULT			ADD1	MULT1			multd	2		
add1	ADD	R(F2)	R(F4)				0	multd	3		
add2								addd			
F0	F2	F4	F6	F8	F10	F12	F1	4			
ADD1	MULT1				MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			issuc	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)			2		addd	1	3	4
mult2	MULT	M(A1)			MULT1			multd	2		
add1								multd	3		
add2	ADD	R(F12)	R(F14)					addd	4		
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2	MULT1				MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)				1	addd	1	3	4
mult2	MULT	M(A1)			MULT1			multd	2		
add1								multd	3		
add2	ADD	R(F12)	R(F14)				1	addd	4		
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2	MULT1				MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)			0		addd	1	3	4
mult2	MULT	M(A1)			MU			multd	2	6	
add1								multd	3		
add2	ADD	R(F12)	R(F14)			0		addd	4	6	
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2	MULT1				MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)			0		addd	1	3	4
mult2	MULT	M(A1)			MULT1			multd	2	6	
add1								multd	3		
add2								addd	4		7
F0	F2	F4	F6	F8	F10	F12	F14				
	MULT1				MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Ор	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)					multd	2	6	8
add1								multd	3		
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2						3		multd	2	6	8
add1								multd	3		
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2						2		multd	2	6	8
add1								multd	3		
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Ор	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2						1		multd	2	6	8
add1								multd	3		
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2						C	ı	multd	2	6	8
add1								multd	3	12	
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2								multd	2	6	8
add1								multd	3	12	13
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

Scoreboard Vs Tomasulo

	Issue	Read Op	Exec Co.	Write R.
addd	1	2	4	5
multd	2	3	7	8
multd	3	9	13	14
addd	6	7	9	10

	Issue	Exec Co.	Write R.
addd	1	3	4
multd	2	6	8
multd	3	12	13
addd	4	6	7

- Can we do better?
 - YES!!!... Lets go back to clk6 with Tomasulo...



S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Ор	Vj	Vk	Qj	Qk	Etime				Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)				0		addd	1	3	4
mult2	MULT	M(A1)			MU				multd	2	6	
add1									multd	3		
add2	ADD	R(F12)	R(F14)				0		addd	4	6	
F0	F2	F4	F6	F8	F10	F12		F14				
ADD2	MULT1				MULT2							

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			issue	Exec Co.	Write R.
mult1					,			addd	1	3	4
mult2	MULT	M(A1)	M(M1)					multd	2	6	7
add1								multd	3		
add2	ADD	R(F12)	R(F14)			C		addd	4	6	
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2					MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etim	е		Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)				3	multd	2	6	7
add1								multd	3		
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F1	4			
					MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)			2	!	multd	2	6	7
add1								multd	3		
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)			1		multd	2	6	7
add1								multd	3		
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)			(כ	multd	2	6	7
add1								multd	3	11	
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2								multd	2	6	7
add1								multd	3	11	12
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

S1: ADDD F0, F2, F4 S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2 S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	Ist		Issue	Read Op	Exec Co.	Write R.
Mult1												addd	1			
mult2												multd				
Add1	YES	ADD	F0	F2	F4			YES	YES		S1	multd				
Add2												addd				
F0	F2	F4	F6	F8	F10	F12	F14									
ADD1																

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1		
mult2								multd			
add1	ADD	R(F2)	R(F4)					multd			
add2								addd			
	F2	F4	F6	F8	F10	F12	F14				
ADD1											

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	lst		Issue	Read Op	Exec Co.	Write R.
Mult1	YES	MULT	F2	F6	F8			YES	YES		S2	addd	1	2		
mult2	NO											multd	2			
Add1	YES	ADD	F0	F2	F4			YES	YES	2	S1	multd				
Add2	NO											addd				
F0	F2	F4	F6	F8	F10	F12	F14									
ADD1	MULT1															

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)					addd	1		
mult2								multd	2		
add1	ADD	R(F2)	R(F4)			1		multd			
add2								addd			
F0	F2	F4	F6	F8	F10	F12	F14				
	MULT1										

S1: ADDD F0, F2, F4 S2: MULTD F2, F6, F8 S3: MULTD F10, F0, F2 S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	lst		Issue	Read Op	Exec Co.	Write R.
Mult1	YES	MULT	F2	F6	F8			YES	YES	4	S2	addd	1	2		
mult2	YES	MULT	F10	F0	F2	ADD1	MULT1	NO	NO		S3	multd	2	3		
Add1	YES	ADD	F0	F2	F4			NO	NO	_1	S1	multd	3			
Add2	NO							7				addd				
F0	F2	F4	F6	F8	F10	F12	F14									
ADD1	MULT1				MULT2											

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)			3	3	addd	1	3	
mult2	MULT			ADD1	MULT1			multd	2		
add1	ADD	R(F2)	R(F4)			()	multd	3		
add2								addd			
F0	F2	F4	F6	F8	F10	F12	F14				
ADD1	MULT1				MULT2						

S1: ADDD F0, F2, F4 S2: MULTD F2, F6, F8 S3: MULTD F10, F0, F2 S4: ADDD F0, F12, F14

<u> </u>								•										
Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	∑₃k	ξt	lst			Issue	Read Op	Exec	Co.	Write R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	3	S2		addd	1	2		4	
mult2	YES	MULT	F10	F0	F2	ADD1	MULT1	NO	NO		S3	1	nultd	2	3			
Add1	YES	ADD	F0	F2	F4			NO	NO	0	51	1	nultd	3				
Add2	NO												addd					
F0	F2	F4	F6	F 8	F10	F12	F14											
ADD1	MULT1				MULT2													
			1		1				i									
		W	ΔV	V														

Name	Op	Vj	Vk	Q	Qk	Etime			issuc	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)			2		addd	1	3	4
mult2	MULT	M(A1)			MULT1			multd	2		
add1								multd	3		
add2	ADD	R(F12)	R(F14)					addd	4		
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2	MULT1				MULT2						

S1: ADDD F0, F2, F4 S2: MULTD F2, F6, F8 S3: MULTD F10, F0, F2

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	lst		Issue	Read Op	Exec Co.	Write R.	
Mult1	YES	MULT	F2	F6	F8			NO	NO	2	S2	addd	1	2	4	į.	5
mult2	YES	MULT	F10	F0	F2		MULT1	YES	MO		S3	muitd	2	3			I
Add1	NO											multd	3				
Add2	NO											addd					
F0	F2	F4	F6	F8	F10	F12	F14										
	MULT1				MULT2												

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)			,		addd	1	3	4
mult2	MULT	M(A1)			MULT1			multd	2		
add1								multd	3		
add2	ADD	R(F12)	R(F14)			•		addd	4		
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2	MULT1				MULT2						

S1: ADDD F0, F2, F4 S2: MULTD F2, F6, F8 S3: MULTD F10, F0, F2

Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	lst		Issue	Read Op	Exec Co.	Write R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	1	S2	addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2		MULT1	YES	NO		S3	multd	2	3		
Add1	YES	ADD2	F0	F12	F14			YES	YES		S4	multd	3			
Add2	NO											addd	6			
F0	F2	F4	F6	F8	F10	F12	F14									
ADD1	MULT1				MULT2											

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)			0		addd	1	3	4
mult2	MULT	M(A1)			MU			multd	2	6	
add1								multd	3		
add2	ADD	R(F12)	R(F14)			0		addd	4	6	
F0	F2	F4	F6	F8	F10	F12	F14				
	MULT1				MULT2						

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	İst			Issue	Read Op	Exec Co.	Write R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	0	52	8	addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2		MULT1	YES	NO		S3	r	multd	2	3	7	
Add1	YES	ADD2	F0	F12	F14			YES	YES	2	S4	r	multd	3			
Add2	NO											a	addd	6	7		
F0	F2	F4	F6	F8	F10	F12	F14										
ADD1	MULT1				MULT2												

Name	Op	Vj	Vk	Qj	Qk	Etime			issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)					multd	2	6	7
add1								multd	3		
add2	ADD	R(F12)	R(F14)			()	addd	4	6	
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2					MULT2						

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk /	Rj	Ri	Εt	lst		Issue	Read Op	Exec Co.	Write R.
Mult1	NO											addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2			YES	YES]←	53	multd	2	3	7	8
Add1	YES	ADD2	F0	F12	F14			NO	NO	1	S4	multd	3			
Add2	NO							1				addd	6	7		
								-								
F0	F2	F4	F6	F8	F10	F12	F14									
ADD2	4	 			MULT2											

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)			3		multd	2	6	7
add1								multd	3		
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

S1: ADDD F0, F2, F4 S2: MULTD F2, F6, F8 S3: MULTD F10, F0, F2

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	lst		Iceue	Read	Op	Exec Co.	Write R.
Mult1	NO											addd	1		2	4	5
mult2	YES	MULT	F10	F0	F2			YES	YES	4	23	multd	2		3	7	8
Add1	YES	ADD2	F0	F12	F14			NO	NO	0	S4	multd	3		9		
Add2	NO											addd	6		7	9	
F0	F2	F4	F6	F8	F10	F12	F14										
ADD2					MULT2												

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)			2	!	multd	2	6	7
add1								multd	3		
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

S1: ADDD F0, F2, F4 S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2 S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	Ist		Issue	Read Op	Exec Co.	Write R.
Mult1	NO											addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2			NO	NO	3	S3	multd	2	3	7	8
Add1	NO											multd	3	9		
Add2	NO											addd	6	7	9	10
F0	F2	F4	F6	F8	F10	F12	F14									
+					MULT2											

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)			1		multd	2	6	7
add1								multd	3		
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F14				
-					MULT2						

S1: ADDD F0, F2, F4 S2: MULTD F2, F6, F8 S3: MULTD F10, F0, F2 S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	lst		Issue	Read Op	Exec Co.	Write R.
Mult1	NO											addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2			NO	NO	2	S3	multd	2	3	7	8
Add1	NO											multd	3	9		
Add2	NO											addd	6	7	9	10
F0	F2	F4	F6	F8	F10	F12	F14									
					MULT2											

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)			C		multd	2	6	7
add1								multd	3	11	
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

S1: ADDD F0, F2, F4 S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2 S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Εt	Ist		Issue	Read Op	Exec Co.	Write R.
Mult1	NO											addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2			NO	NO	1	S3	multd	2	3	7	8
Add1	NO											multd	3	9		
Add2	NO											addd	6	7	9	10
F0	F2	F4	F6	F8	F10	F12	F14									
					MULT2											

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec Co.	Write R.
mult1								addd	1	3	4
mult2								multd	2	6	7
add1								multd	3	11	12
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

S1: ADDD F0, F2, F4


S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et l	st		Issue	Read Op	Exec Co.	Write R.
Mult1	NO											addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2			NO	NO	0.5	3	multd	2	3	7	8
Add1	NO											multd	3	9	13	
Add2	NO											addd	6	7	9	10
F0	F2	F4	F6	F8	F10	F12	F14									
					MULT2											

Tomasulo's waiting...






S1: ADDD F0, F2, F4 S2: MULTD F2, F6, F8 S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14


Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	lst		Issue	Read Op	Exec Co.	Write R.
Mult1	NO											addd	1	2	4	5
mult2	NO											multd	2	3	7	8
Add1	NO											multd	3	9	13	14
Add2	NO											addd	6	7	9	10
F0	F2	F4	F6	F8	F10	F12	F14									
					-	—										

Tomasulo's now sleeping...





Dynamic Scheduling: Tomasulo and Loops



Tomasulo Loop Example

```
Loop: LD F00 R1
MULTD F4F0F2
SD F40 R1
SUBI R1R1#8
BNEZ R1Loop
```

- ➤ Assume Multiply takes 4 clocks
- Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit)
- ➤ To be clear, will show clocks for SUBI, BNEZ
- Reality: integer instructions ahead

Loop Example Exec Write

Instruction status:

ITER	Instruction	on	\dot{j}	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1				Load1	No		
1	MULTD	F4	F0	F2				Load2	No		
1	SD	F4	0	R 1				Load3	No		
2	LD	F0	0	R 1				Store1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R 1				Store3	No		
Reserva	tion Stati	ons:			<i>S1</i>	<i>S</i> 2	RS				

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
		No						SD	F4 F4	0	
	Mult1							SUBI	RI	0 R 1	#8
	Mult2	No						BNEZ	R1	Loop	

Register result status

Clock	R 1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
0	80	Fu									

Rename Table!

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2				Load2	No		
1	SD	F4	0	R1				Load3	No		
2	LD	F0	0	R1				Store1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	No						SUBI	R1	R 1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
1	80	Fu	Load1								

Instructi	ion status	<i>s</i> :				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Comp	Result		B <u>usy</u>	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	1
1	MULTD	F4	F0	F2	2			Load2	No		1
1	SD	F4	0	R1				Load3	No		
2	LD	F0	0	R1				Store1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reserva	tion Stati	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R 1	R 1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
2	80	Fu	Load1		Mult1						

Instruction status:

Exec Write

ITER	? Instruction	on	j	k	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	R 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R 1	3			Load3	No		
2	LD	F0	0	R 1				Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R 1				Store3	No		
Reserva	tion Stati	ions:				<i>S</i> 2	RS				

Reservation Stations:

Time	Name		Op	Vj	Vk	Qj	Qk
	Add1 Add2 Add3 Mult1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	Multd		R(F2)	Load1	
	Mult2	No					

Code:

coue.			
LD	F0	0	R 1
MULTD	F4	F0	F2
SD	F4	0	R 1
SUBI	R 1	R 1	#8
BNEZ	R1	Loop	

Register result status


Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
3	80	Fu	Load1		Mult1						

Implicit renaming sets up "DataFlow" graph

Exec Write Instruction status: FuITER Instruction kIssue CompResult Busy Addr Load1 F0 **R**1 LD Yes 80 **MULTD** F4 F2 Load No Load3 3 SD F4 R1 No LD F0 **R**1 tore1 Yes 80 Mult1 **MULTD** Store2 F4 F0 F2 No **R1** SD F4 Store3 Reservation Stations: *S*2 RS SI Code: Time Name VjVkBusy Op Qj Add1 No LD F0 **R**1 0 Add2 **MULTD** F2 No F4 F0 Add3 No SD F4 **R**1 R(F2) Load1 Mult1 Multd #8 Yes **SUBI R**1 **R**1 Mult2 **BNEZ** No **R**1 Loop Register result status

Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
3	80	Fu	Load1		Mult1						

Implicit renaming sets up "DataFlow" graph



Common Data Bus (CDB)
What does this mean physically?

Instructi	ion status	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R 1				Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reserva	tion Stati	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R 1	R1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
4	80	Fu	Load1		Mult1						

Dispatching SUBI Instruction...

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	\boldsymbol{k}	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R 1	3			Load3	No		
2	LD	F0	0	R 1				Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2				Store2	No		
2	SD	F4	0	R 1				Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R 1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
5	72	Fu	Load1		Mult1						
and, I	3NEZ i	nstr	uctio	n							

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R 1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R 1				Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R 1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
6	72	Fu	Load2		Mult1						


Notice that F0 never sees Load from location 80

				-							
Instructi	on statu	<i>s:</i>				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	No		
2	SD	F4	0	R 1				Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R 1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
7	72	Fu	Load2		Mult2						

Register file completely detached from iteration 1

Instructi	on statu.	s:				Exec	Write				
ITER	Instructi	on	\dot{J}	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80]
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R 1	6			Store 1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R 1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
8	72	Fu	Load2		Mult2						

First and Second iteration completely overlapped



Common Data Bus (CDB)

What does this mean physically?

7	T		
	nstri	uction	status:

'rı	te
	rı

ITER	Instruction	on	j	k	Issue	CompResult
1	LD	F0	0	R 1	1	9
1	MULTD	F4	F0	F2	2	
1	SD	F4	0	R 1	3	
2	LD	F0	0	R 1	6	
2	MULTD	F4	F0	F2	7	
2	SD	F4	0	R 1	8	

	Busy	Addr	Fu
Load1	Yes	80	
Load2	Yes	72	
Load3	No		
Store1	Yes	80	Mult1
Store2	Yes	72	Mult2
Store3	No		

Reservation Stations:

SI	<i>S</i> 2	RS	
Vk	O_i	Ωk	

Time	Name	Busy	Ор	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1				R(F2)	Load1	
	Mult2	Yes	Multd		R (F2)	Load2	

Code:			
LD	F0	0	R1
MULTD	F4	F0	F2
SD	F4	0	R 1
SUBI	R 1	R 1	#8
BNEZ	R 1	Loop	

Register result status

Clock	R1	
9	72	$F\iota$

	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
7u	Load2		Mult2						

Instruction status:

Exec Write

<i>ITER</i>	Instruction	on	\dot{j}	\boldsymbol{k}	Issue	CompResult
1	LD	F0	0	R 1	1	9
1	MULTD	F4	F0	F2	2	
1	SD	F4	0	R 1	3	
2	LD	F0	0	R 1	6	
2	MULTD	F4	F0	F2	7	
2	SD	F4	0	R 1	8	

	Busy	Addr	Fu
Load1	Yes	80	
Load2	Yes	72	
Load3	No		
Store1	Yes	80	Mult1
Store2	Yes	72	Mult2
Store3	No		

Reservation Stations:

Add3

Mult1

Mult2

Time

On Stations: S1 S2 RS

Name Busy Op Vj Vk Qj Qk

Add1 No

Add2 No

Code: LD F0 0 R1

 MULTD
 F4
 F0
 F2

 SD
 F4
 0
 R1

#8

SUBI R1 R1 BNEZ R1 Loop

Register result status

Clock R1

F0 F2 F4 F6 F8

R(F2) Load1

R(F2) Load2

F10 F12 ... F30

9 72

Fu

No

Yes

Load2 Mult2

Load1 completing: who is waiting?

Multd

Yes Multd

Note: Dispatching SUBI

Instruction status:

Exec Write

RS

ITER	Instruction	on	j	\boldsymbol{k}	Issue	Comp	Result
1	LD	F0	0	R 1	1	9	10
1	MULTD	F4	F0	F2	2		
1	SD	F4	0	R 1	3		
2	LD	F0	0	R 1	6	10	
2	MULTD	F4	F0	F2	7		
2	SD	F4	0	R 1	8		
							-

	Busy	Addr	Fu
Load1	No		
Load2	Yes	72	
Load3	No		
Store1	Yes	80	Mult1
Store2	Yes	72	Mult2
Store3	No		

Reservation Stations:

Time	Name	Busy	Ор	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3						
4	Mult1	Yes	Multd	M[80]	R(F2)		
	Mult2	Yes	Multd		R (F2)	Load2	

Code:			
LD	F0	0	R 1
MULTD	F4	F0	F2
SD	F4	0	R 1
SUBI	R 1	R 1	#8
BNEZ	R 1	Loop	

Register result status


Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
10	64	Fu	Load2		Mult2						

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	<u>Issue</u>	Comp	Result		<u>Busy</u>	Addr	Fu
1	LD	F0	0	R 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R 1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R 1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
3	Mult1	Yes	Multd	M [80]	R(F2)			SUBI	R 1	R 1	#8
4	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
11	64	Fu	Load3		Mult2						

Next load in sequence

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No	ļ	
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
2	Mult1	Yes	Multd	M [80]	R(F2)			SUBI	R 1	R 1	#8
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R 1	Loop	
Register result status											
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
12	64	Fu	Load3		Mult2						

Why not issue third multiply?



Common Data Bus (CDB)

What does this mean physically?

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	\dot{j}	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R 1	3			Load3	Yes	64	
2	LD	F0	0	R 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R 1	8			Store3	No		
Reservat	tion Stat			<i>S1</i>	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R 1	#8
2	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	
Register result status											
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
13	64	Fu	Load3		Mult2						

			-								
Instructi	on statu	<i>s</i> :				Exec	Write				
ITER	Instruct	ion	\dot{j}	k	Issue	Comp	Result	_	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14		Load2	No		
1	SD	F4	0	R 1	3			Load3	Yes	64	
2	LD	F0	0	R 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R 1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R 1	#8
1	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R 1	Loop	
Dagistan	magult g	tatua									

Register result status

Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
14	64	Fu	Load3		Mult2						

Mult1 completing. Who is waiting?

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	\dot{j}	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R 1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72	Mult2
2	SD	F4	0	R 1	8			Store3	No		
Reservat	ion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	No						SUBI	R 1	R1	#8
0	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
15	64	Fu	Load3		Mult2						

Mult2 completing. Who is waiting?

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	\dot{J}	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No]
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
16	64	Fu	Load3		Mult1						

Instructi	ion status	s:				Exec	Write				
ITER	Instructi	on	\dot{J}	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No]
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R 1	8			Store3	Yes	64	Mult1
Reservai	tion Stati	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R 1	R1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
17	64	Fu	Load3		Mult1						

Instructi	on statu	s:			_	Exec	Write				
ITER	Instructi	on	\dot{j}	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18		Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R 1	8			Store3	Yes	64	Mult1
Reservat	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R 1	R1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
18	64	Fu	Load3		Mult1						

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	\boldsymbol{k}	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18	19	Load3	Yes	64	
2	LD	F0	0	R 1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R 1	8	19		Store3	Yes	64	Mult1
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R 1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
19	64	Fu	Load3		Mult1						

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18	19	Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	No		
2	SD	F4	0	R 1	8	19	20	Store3	Yes	64	Mult1
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R 1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
20	64	Fu	Load3		Mult1						

Why can Tomasulo overlap iterations of loops?

- Register renaming
 - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
 - Replace static register names from code with dynamic register "pointers"
 - Effectively increases size of register file
 - Permit instruction issue to advance past integer control flow operations.
- Crucial: integer unit must "get ahead" of floating point unit so that we can issue multiple iterations
 - ⇒ Branch Prediction

Other idea: Tomasulo building "DataFlow" graph.

Tomasulo Drawbacks

- Complexity
 - Large amount of hardware
 - -delays of 360/91, MIPS 10000, IBM 620?
- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
 - Multiple CDBs => more FU logic for parallel assoc stores

Summary

- HW exploiting ILP
 - Works when can't know dependence at compile time.
 - Code for one machine runs well on another
- Reservations stations: renaming to larger set of registers + buffering source operands
 - Prevents registers as bottleneck
 - Avoids WAR, WAW hazards of Scoreboard
 - Allows loop unrolling in HW
- Not limited to basic blocks (integer units gets ahead, beyond branches)
- Lasting Contributions
 - Dynamic scheduling
 - Register renaming
 - Load/store disambiguation

Advanced Computer Architectures

(High Performance Processors and Systems)

Dynamic Scheduling: Tomasulo vs Scoreboard

Politecnico di Milano

V1