



Introduction to CUDA: CUDA Programming and Memory Models

Beatrice Branchini beatrice.branchini@polimi.it

Advanced Computer Architecture Course T.1.1 - 5/5/2024

Who I Am



Beatrice Branchini



Ph.D. Information Technology 2022 – Now



Intern DCGPU HPC Solutions

Feb 2025 - Now



Ph.D. Intern (HPC Group)

Sept 2023 - Mar 2024

Research interests:

- Genomics
- High Performance Computing
- Heterogeneous architectures (GPUs and FPGAs)
- Quantum Computing



More Computing Power

Financial Analysis **Scientific Simulation**

Engineering Simulation

Data Intensive
Analytics

Medical Imaging

Digital Audio Processing

Digital Video Processing

Computer Vision

Biomedical Informatics Electronic Design Automation

Statistical Modeling

Numerical Methods

Ray Tracing Rendering

Interactive Physics



How Can We Program GPUs?

- CUDA (Compute Unified Device Architecture) has been introduced in 2006 with NVIDIA Tesla architecture. It offers a C/C++-like language which can be used to write programs leveraging GPUs as a processing resource to accelerate functions.
- CUDA's abstraction level closely match the characteristics and organization of NVIDIA GPUs




How Can We Program GPUs?


- CUDA (Compute Unified Device Architecture) has been introduced in 2006 with NVIDIA Tesla architecture. It offers a C/C++-like language which can be used to write programs leveraging GPUs as a processing resource to accelerate functions.
- CUDA's abstraction level closely match the characteristics and organization of NVIDIA GPUs

It is paramount to have a deep understanding of the device architecture to exploit GPUs efficiently





















SMs feature:

- **CUDA Cores**: Responsible for general-purpose computations, including floating-point and integer arithmetic.
- Specialized units: These handle specific tasks, like:
 - Tensor Cores: Present in recent architectures like Volta, Turing, and Hopper, Tensor Cores accelerate deep learning operations by performing matrix multiplications at high speeds.





SMs feature:

- L1 Cache: a smaller, faster cache compared to the L2 cache, located within each SM. It primarily stores data that the SMs access frequently, reducing the need for repeated access to slower global memory.
- Registers: fastest form of memory available to each SM. They play a crucial role in storing data that threads frequently access, such as variables and intermediate results during computations.





CUDA

A platform designed jointly at software and hardware levels to make use of GPUs in general-purpose computing:

- Software –CUDA allows to program the GPU with minimal extensions to enable heterogeneous programming and attain an efficient and scalable execution
- Firmware CUDA offers a driver oriented to GPGPU programming and APIs to manage devices, memory, etc.
- Hardware CUDA exposes GPU parallelism for general-purpose computing via a number of multiprocessors endowed with cores and a memory hierarchy



CUDA

From an application perspective, CUDA defines:

- Architecture model
 - with many processing cores grouped in multiprocessors who share a SIMT control unit
- Programming model
 - based on massive data parallelism and fine-grained parallelism
 - scalable: the code is executed on a different number of cores without recompiling it
- Memory model
 - more explicit to the programmer, where caches are not transparent anymore



CUDA

From an application perspective, CUDA defines:

- Architecture model
 - with many processing cores grouped in multiprocessors who share a SIMT control unit
- Programming model
 - based on massive data parallelism and fine-grained parallelism
 - scalable: the code is executed on a different number of cores without recompiling it
- Memory model
 - more explicit to the programmer, where caches are not transparent anymore



It **abstracts** the **complexities of GPU hardware**, allowing developers to write code that leverages the massive parallelism provided by GPUs.

It **abstracts** the **complexities of GPU hardware**, allowing developers to write code that leverages the massive parallelism provided by GPUs.

CUDA operates in a **heterogeneous computing environment**, where an application runs on two types of devices:


- Host: Typically the CPU, which runs the main application logic and controls the execution.
- Device: The GPU, which performs highly parallel tasks delegated by the host.



CUDA Program


A CUDA program is organized in

- The serial code executed on the host (i.e., the CPU)
- One or many independent **parallelized** functions (called **kernels**) running on the **device** (i.e., the GPU)






Transfer data from the host to the device






- Transfer data from the host to the device
- Launch the kernel






- Transfer data from the host to the device
- Launch the kernel
- Synchronize to ensure all threads complete





- Transfer data from the host to the device
- Launch the kernel
- Synchronize to ensure all threads complete
- Transfer results back to the host





It **abstracts** the **complexities of GPU hardware**, allowing developers to write code that leverages the massive parallelism provided by GPUs.

CUDA operates in a **heterogeneous computing environment**, where an application runs on two types of devices:

- Host: Typically the CPU, which runs the main application logic and controls the execution.
- Device: The GPU, which performs highly parallel tasks delegated by the host.

In the CUDA programming model, the function running on GPU is called kernel




The smallest unit of parallel execution in CUDA. Each thread executes the kernel code independently and has its own set of registers and local memory.

Thread (0, 0)




Threads are grouped into **thread blocks**. All threads in a block can communicate and synchronize on tasks. Threads in a block execute concurrently on a SM. Block dimensions can be 1D, 2D, or 3D depending on the problem at hand.





Threads are grouped into **thread blocks**. All threads in a block can communicate and synchronize on tasks. Threads in a block execute concurrently on a SM. Block dimensions can be 1D, 2D, or 3D depending on the problem at hand.

When a CUDA kernel is launched, threads within each thread block are organized into groups of 32 threads called **warps**. A warp **always** contains **32 threads**, regardless of the GPU architecture. All threads in a warp execute the **same instruction at the same time (SIMT paradigm)**, but each thread operates on its own data element.






Threads are grouped into **thread blocks**. All threads in a block can communicate and synchronize on tasks. Threads in a block execute concurrently on a SM. Block dimensions can be 1D, 2D, or 3D depending on the problem at hand.


When a CUDA kernel is launched, threads within each thread block are organized into groups of 32 threads called warps. A warp always contains 32 threads, regardless of the GPU architecture. All threads in a warp execute the same instruction at the same time (SIMT paradigm), but each thread operates on its own data element.

Beware of divergence!






A collection of blocks forms a **grid**.
Blocks in the grid are independent of each other, meaning there's no direct synchronization or communication between them*.









Block Dispatching

Each block is assigned to a single SM (no relocation!)

Multiple blocks may be assigned to a single SM.

Blocks are executed in any order independently from each other






Block Dispatching

A block is assigned to an SM only if there are enough resources and those resources are reserved for the block for its entire execution

Each SM has predefined resources:

- max number of threads
- max number of blocks
- number of registers
- shared memory size






Warp Scheduling

The SM divides the block in **warps** (32 threads each). A warp is executed with a **SIMT** approach: all threads in a warp execute the same instruction.

To improve throughput, the scheduler interleaves the execution of multiple warps.



If block size is not multiple of 32, inactive threads are added to the last warp




Warp Scheduling

Each active warp may be classified as:

- Selected warp if currently executed
- Stalled warp if not ready to be executed
- Eligible warp if ready to be executed

Warp schedulers will select from eligible warps





Vector Addition Example

C program computing the sum of two integer vectors:

```
#define N 1024
void vsum(int* a, int* b, int* c){
  int i;
                                                                               A[2]
                                                                                                A[N-1]
                                                              A[0]
                                                                       A[1]
                                                   vector A
  for (i = 0; i < N; i++)
                                                                                                B[N-1]
    c[i] = a[i] + b[i];
                                                              B[0]
                                                                       B[1]
                                                                               B[2]
                                                   vector B
int main(){
                                                                               C[2]
                                                              C[0]
                                                                                                C[N-1]
                                                                       C[1]
                                                   vector C
  int va[N], vb[N], vc[N];
  /*... input data acquisition ...*/
  vsum(va, vb, vc);
  /*... output data visualization ...*/
```

Structure of a CUDA Program

```
#include <cuda runtime.h>
#define N 1024
/* kernel function*/
int main(){
  int h_va[N], h_vb[N], h_vc[N];
  /*... input data acquisition ...*/
  /* device memory allocation */
  /* CPU->GPU data transmission */
  /* kernel launch */
  /* GPU->CPU data transmission */
  /* device memory freeing */
  /*... output data visualization ...*/
```



Structure of a CUDA Program

```
#include <cuda runtime.h>
#define N 1024
                            Device code
/* kernel function*/
int main(){
  int h_va[N], h_vb[N], h_vc[N];
  /*... input data acquisition ...*/
  /* device memory allocation */
  /* CPU->GPU data transmission */
  /* kernel launch */
  /* GPU->CPU data transmission */
  /* device memory freeing */
  /*... output data visualization ...*/
                          Host code
```

- It is a C/C++ program with CUDA extensions
- The kernel function has some restrictions
 - Access to device memory only
 - void return type
 - Asynchronous behavior
 - No variable number of parameters
 - No static variables
 - No function pointers



Kernel Function

```
#include <cuda_runtime.h>
#define N 1024
  _global___ void vsumKernel(
                 int∗ a,
                 int* b,
                 int *c)
  int i = blockIdx.x * blockDim.x
         + threadIdx.x;
  c[i] = a[i] + b[i];
```



#include <cuda_runtime.h>

```
#define N 1024
  _global___ void vsumKernel(
                 int∗ a,
                 int* b,
                 int *c)
  int i = blockIdx.x * blockDim.x
         + threadIdx.x;
  c[i] = a[i] + b[i];
```

Each GPU function has a

function qualifier

| | Executed | Only callable |
|--------|----------|---------------|
| | on the: | from the: |
| device | device | device |
| global | device | host |
| host | host | host |



```
#include <cuda_runtime.h>
#define N 1024
  _global___ void vsumKernel(
                int* a,
                 int* b,
                 int *c)
  int i = blockIdx.x * blockDim.x
          + threadIdx.x;
  c[i] = a[i] + b[i];
```

```
Input to the __global__ kernel are pointers to the device memory
```

- Host and device codes have separate
 scopes
- The memory locations pointed by the parameters are accessed by all the threads



```
#include <cuda_runtime.h>
#define N 1024
  _global___ void vsumKernel(
                 int∗ a,
                 int* b,
                 int *c)
  int i = blockIdx_x * blockDim_x
         + threadIdx.x;
  c[i] = a[i] + b[i];
```

Local variables are per-thread private



```
#include <cuda_runtime.h>
#define N 1024
  _global___ void vsumKernel(
                 int∗ a,
                 int* b,
                 int *c)
  int i = blockIdx.x * blockDim.x
          + threadIdx.x;
  c[i] = a[i] + b[i];
```

- blockldx: id of the block in the grid
- blockDim: size of the block
- threadIdx: id of the thread in the block
- gridDim: size of the grid

CUDA built-in struct variables with three fields: x, y, z (3D grid!)



```
#include <cuda_runtime.h>
#define N 1024
  _global___ void vsumKernel(
                 int∗ a,
                 int* b,
                 int *c)
  int i = blockIdx.x * blockDim.x
          + threadIdx.x;
  c[i] = a[i] + b[i];
```

- Mapping of each thread to the single data element
- Elaboration on the data element



Device Memory Allocation

```
#include <cuda_runtime.h>
#define N 1024
int main(){
  int h_va[N], h_vb[N], h_vc[N];
  int *d_va, *d_vb, *d_vc;
  /* device memory allocation */
  cudaMalloc(&d_va, N*sizeof(int));
  cudaMalloc(&d_vb, N*sizeof(int));
  cudaMalloc(&d vc, N*sizeof(int));
         Pointer storing the
                             Size in bytes to
           address of the
                              be allocated
         allocated memory
```

Device memory has to be allocated similarly to host memory (heap)

Device memory is separate from the host one!

Pointers to device memory CANNOT be used in the host program



Data Transfer to the Device

```
int main(){
                                                         Data must be transferred
  /*...*/
                                                           explicitly to the device
  /* CPU->GPU data transmission */
                                                                  memory
  cudaMemcpy(d_va, h_va, N*sizeof(int),
                      cudaMemcpyHostToDevice);
  cudaMemcpy(d_vb, h_vb, N*sizeof(int), cudaMemcpyHostToDevice);
                                                       Transmission
                     Source
       Destination
                               Size in bytes
                                                         direction
        memory
                     memory
                                  to be
                                transmitted

    cudaMemcpyDeviceToHost

    cudaMemcpyHostToDevice

    cudaMemcpyDeviceToDevice
```



cudaMemcpyHostToHost

Kernel Launch

```
/*...*/
int main(){
    /*...*/
    /* kernel launch */
    dim3 blocksPerGrid(N/256, 1, 1);
    dim3 threadsPerBlock(256, 1, 1);
    vsumKernel<<<br/>block and grid dimension (dim3 is a struct with three fields: x, y, z)
    vsumKernel<<<br/>blocksPerGrid, threadsPerBlock>>>(d_va, d_vb, d_vc);
    /* ... */
}
```



Kernel Launch

```
/*...*/
int main(){
   /*...*/
   /* kernel launch */
   dim3 blocksPerGrid(N/256, 1, 1);
   dim3 threadsPerBlock(256, 1, 1);
   vsumKernel<<<blooksPerGrid, threadsPerBlock>>>(d_va, d_vb, d_vc);
   /* ... */
}
The parameters are the pointers to device memory
```



Data Transfer to the Host

```
/*...*/
                                                    Data must be transferred
                                                  explicitly to the host memory
int main(){
  /*..*/
  /* GPU->CPU data transmission */
  cudaMemcpy(h_vc, d_vc, N*sizeof(int), cudaMemcpyDeviceToHost);
                                                       Transmission
       Destination
                     Source
                               Size in bytes
                                                         direction
        memory
                    memory
                                  to be
                               transmitted
```



Device Memory Freeing

```
/*...*/
int main(){
   /*...*/
   /* device memory freeing */
   cudaFree(d_va);
   cudaFree(d_vb);
   cudaFree(d_vc);
   /* ... */
}
```

Device memory has to be **explicitly released** by the application via cudaFree()

cudaDeviceReset () may be called to reset all resources of the device used by the process



Complete Code

```
#include <cuda_runtime.h>
#define N 1024
__global__ void vsumKernel(int* a, int* b, int *c){
  int i = blockIdx.x * blockDim.x + threadIdx.x;
  c[i] = a[i] + b[i];
int main(){
  int h_va[N], h_vb[N], h_vc[N];
  int *d_va, *d_vb, *d_vc;
  /*... input data acquisition ...*/
  cudaMalloc(&d_va, N*sizeof(int));
  cudaMalloc(&d_vb, N*sizeof(int));
  cudaMalloc(&d_vc, N*sizeof(int));
  cudaMemcpy(d_va, h_va, N*sizeof(int),
                   cudaMemcpyHostToDevice);
  cudaMemcpy(d_vb, h_vb, N*sizeof(int),
              cudaMemcpyHostToDevice);
```

```
dim3 blocksPerGrid(N/256, 1, 1);
dim3 threadsPerBlock(256, 1, 1);
vsumKernel<<<ble>docksPerGrid, threadsPerBlock>>>
            (d_va, d_vb, d_vc);
cudaMemcpy(h_vc, d_vc, N*sizeof(int),
           cudaMemcpyDeviceToHost);
cudaFree(d_va);
cudaFree(d_vb);
cudaFree(d_vc);
/*... output data visualization ...*/
return 0;
```



CUDA

From an application perspective, CUDA defines:

- Architecture model
 - with many processing cores grouped in multiprocessors who share a SIMT control unit
- Programming model
 - based on massive data parallelism and fine-grained parallelism
 - scalable: the code is executed on a different number of cores without recompiling it
- Memory model
 - more explicit to the programmer, where caches are not transparent anymore



From an application perspective, CUDA defines:

- Memory model
 - more explicit to the programmer, where caches are not transparent anymore


The **CUDA memory model** defines various types of **memory** available in a CUDA-enabled GPU, and it specifies how data is shared and accessed between threads, thread blocks, and the host (CPU).

This memory hierarchy is designed to optimize the performance and manage the bandwidth constraints of GPU-based parallel processing.



GPU memory hierarchy is composed of three elements:

- 1. Registers
- 2. Caches
- 3. Device memory






Host

Registers:


- Private register file within each SM
- ▶ Partitioned among threads running in the SM
- Not enough to store all private data of each thread





Caches:


- ► Global **L2** cache
- ▶ Per-SM **L1** cache
- ▶ Per-SM constant cache
- Per-SM read-only/texture cache
- ▶ Per-SM shared memory
- ► Access depends on the type of cache





Device memory:


- Off-chip memory
- ► Accessible by all threads on SMs
- Accessible by the host





Memory latencies:


| | Cost (cycles) |
|----------------|---------------|
| Registers | 1 |
| Device memory | 200-800 |
| Shared memory | ~1 |
| L1 | 1 |
| Constant cache | ~1 |
| Read-only | 1 |





Key components:


 Registers (per-thread): fastest form of memory and are private to each thread, they store local variables used within a thread, making access almost instantaneous. The number of registers per thread is limited, and excessive register usage can lead to register spilling into slower local memory (see next slide).





Key components:

- Registers (per-thread): fastest form of memory and are private to each thread, they store local variables used within a thread, making access almost instantaneous. The number of registers per thread is limited, and excessive register usage can lead to register spilling into slower local memory.
- Local memory (per-thread): resides in device memory rather than being on-chip. It's used when there are not enough registers for all thread-local data. Local memory is primarily accessed when <u>register spilling</u> occurs, which should be minimized for performance reasons.





Key components:


- Registers (per-thread): fastest form of memory and are private to each thread, they store local variables used within a thread, making access almost instantaneous. The number of registers per thread is limited, and excessive register usage can lead to register spilling into slower local memory.
- Local memory (per-thread): resides in device memory rather than being on-chip. It's used when there are not enough registers for all thread-local data. Local memory is primarily accessed when <u>register spilling</u> occurs, which should be minimized for performance reasons.
- Shared memory (per-block)



The shared memory is a very fast scratchpad memory integrated in the SM (L1 cache)

- Intra-block data sharing and thread cooperation
- ▶ Reduce accesses to the global memory

Together with registers, shared memory represents a constraint on the number of blocks assignable to a SM






The shared variable is indicated by the __shared_ qualifier

Two possible ways to allocate shared variables

- Static allocation
- Dynamic allocation

Shared variables are declared in the kernel code or globally (i.e., declared for all the kernels)

- Access: read/write for all block threads
- Scope: block
- Lifetime: block






```
(Device) Grid
Static allocation:
                                                                           Block (0, 0)
     __global__ void foo(int* a, int* b) {
                                                                                   Shared Memory
        __shared__ int sv[N];
                                                                                           Registers
                                                                                   Registers
        int i = blockIdx.x * blockDim.x +
                                                                           Registers
                    threadIdx.x;
                                                                           Thread (0, 0) Thread (1, 0) Thread (2, 0)
        sv[i] = a[i];
        __syncthreads();
        /*...elaborate...*/
                                                                            Local
                                                                                            Local
                                                                                    Local
                                                                           Memory
                                                                                           Memory
                                                                                   Memory
        __syncthreads();
        b[i] = sv[i];
                                                                   Host
                                                                           Global
                           Multiple accesses of threads of the same
                                                                           Constant
                                                                           Memory
                           block to shared memory must be
                           synchronized through barriers
                                                                           Texture
                              _syncthreads())
                                                                          Memory
```



```
Dynamic allocation:
    __global__ void foo(int* a, int* b) {
```

```
extern __shared__ int sv[];
    /*...*/
}
int main(){
    /*...*/
    foo<<<gdim, bdim, sizeof(int)*N>>>(va, vb);
}
```


CUDA supports dynamic allocation of only 1D array Allocation of multiple variables is tricky





Typical shared memory usage:


- Parallel load of data from global memory to shared memory
- Synchronization of block threads
- Elaboration of block threads on shared memory data
- Parallel store of data from shared memory to global memory





Key components:


 Global Memory (device-wide): main memory accessible by all threads across all blocks on the GPU, it has the largest capacity but is slower than registers and shared memory. It resides in device memory (HBM/ DDR) and it is used for host/device communication. Coalesced Access: Access patterns in global memory can significantly affect performance. Coalesced memory accesses—where threads in a warp access consecutive memory addresses—optimize memory bandwidth.





Key components:


• Constant Memory (device-wide, readonly): Constant memory is a read-only memory type that is cached, and it's accessible by all threads. It's mainly used to store data that remains constant throughout the execution of a kernel, such as lookup tables. Access to constant memory is optimized when all threads in a warp access the <u>same</u> memory location, as it avoids redundant fetches.





Key components:

• Texture memory (device-wide, readonly): read-only memory optimized for spatial locality and 2D locality. It's cached, making it more efficient for applications requiring non-uniform access patterns, such as image processing. Texture memory is accessed through the texture cache, which is optimized for spatial locality and can handle non-coalesced access patterns better than global memory.





Credits

Slides mainly based on:

- D. B. Kirk, W.-m. W. Hwu, Programming Massively Parallel Processors: A Hands-on Approach
- J. Chen, M. Grossman, T. Mckercher, Professional Cuda C Programming
- A. Miele, G. Accordi, A. Zeni, GPUs and Heterogeneous Systems (programming models and architectures)
- NVIDIA GPU Teaching Kit







Thanks for your attention!

Beatrice Branchini beatrice.branchini@polimi.it

Advanced Computer Architecture Course T.1.1 - 5/5/2024