

Advanced Computer Architectures

(High Performance Processors and Systems)

Dynamic Scheduling: Tomasulo vs Scoreboard



Alessandro Verosimile <alessandro.verosimile@polimi.it>

Marco D. Santambrogio <marco.santambrogio@polimi.it>

EXE ON APRIL 23: ONLINE

EXE ON APRIL 23: ONLINE

**NO EMAILS RECEIVED
THEREFORE CONFIRMED**

Key Idea: dynamic scheduling

- Problem: data dependences that cannot be hidden with bypassing or forwarding cause hardware stalls of the pipeline
- Solution: allow instructions behind a stall to proceed
 - HW rearranges the instruction execution to reduce stalls
- Enables out-of-order execution and completion (commit)
 - Out-of order execution introduces possibility of WAR, WAW data hazards.


When is it Safe to Issue an Instruction?

Suppose a data structure keeps track of all the instructions in all the functional units

The following checks need to be made before the Issue stage can dispatch an instruction

- Is the required function unit available?
- Is the input data available? → RAW?
- Is it safe to write the destination? → WAR? WAW?
- Is there a structural conflict at the WB stage?

Scoreboard Architecture (CDC 6600)



Execution Process

- Issue
 - Functional unit is free (structural)
 - Active instructions do not have same Rd (WAW)
- Read Operands
 - Checks availability of source operands
 - Resolves RAW hazards dynamically (out-of-order execution)
- Execution
 - Functional unit begins execution when operands arrive
 - Notifies the scoreboard when it has completed execution
- Write result
 - Scoreboard checks WAR hazards
 - Stalls the completing instruction if necessary

Scoreboard structure: three parts

1. Instruction status

2. Functional Unit status

Indicates the state of the functional unit (FU):

Busy – Indicates whether the unit is busy or not

Op - The operation to perform in the unit (+,-, etc.)

Fi - Destination register

Fj, Fk – Source register numbers

Qj, Qk – Functional units producing source registers

Rj, Rk – Flags indicating when Fj, Fk are ready

3. Register result status

Indicates which functional unit will write each register.

Blank if no pending instructions will write that register.

Exercise

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Scoreboard – Clk=1

10



S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1													addd	1						
mult2													multd							
Add1	YES	ADD	F0	F2	F4			YES	YES		S1		multd							
Add2													addd							
F0	F2	F4	F6	F8	F10	F12	F14													
ADD1																				

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=2

11

S1: ADDD F0, F2, F4



S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	lst			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	YES	MULT	F2	F6	F8			YES	YES		S2		addd	1		2				
mult2	NO												multd	2						
Add1	YES	ADD	F0	F2	F4			YES	YES	2	S1		multd							
Add2	NO												addd							
F0	F2	F4	F6	F8	F10	F12	F14													
ADD1	MULT1																			

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=3

12

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

✓ S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	YES	MULT	F2	F6	F8			YES	YES	4	S2		addd	1		2				
mult2	YES	MULT	F10	F0	F2	ADD1	MULT1	NO	NO		S3		multd	2		3				
Add1	YES	ADD	F0	F2	F4			NO	NO	1	S1		multd	3						
Add2	NO												addd							
F0	F2	F4	F6	F8	F10	F12	F14													
ADD1	MULT1				MULT2															

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=4

13

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

 S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read	Op	Exec	Co.	Write	R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	3	S2		addd	1	2		4		
mult2	YES	MULT	F10	F0	F2	ADD1	MULT1	NO	NO		S3		multd	2	3				
Add1	YES	ADD	F0	F2	F4			NO	NO	0	S1		multd	3					
Add2	NO												addd						
F0	F2	F4	F6	F8	F10	F12	F14												
ADD1	MULT1				MULT2														

WAW

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=5

14

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	YES	MULT	F2	F6	F8	✓		NO	NO	2	S2		addd	1		2		4		5
mult2	YES	MULT	F10	F0	F2		MULT1	YES	NO		S3		multd	2		3				
Add1	NO												multd	3						
Add2	NO												addd							
F0	F2	F4	F6	F8	F10	F12	F14													
	MULT1				MULT2															

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=6

15

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

✓ S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	1	S2		addd	1		2		4		5
mult2	YES	MULT	F10	F0	F2		MULT1	YES	NO		S3		multd	2		3				
Add1	YES	ADD2	F0	F12	F14			YES	YES		S4		multd	3						
Add2	NO												addd	6						
F0	F2	F4	F6	F8	F10	F12	F14													
ADD1	MULT1				MULT2															

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=7

16

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	lst			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	0	S2		addd	1		2		4		5
mult2	YES	MULT	F10	F0	F2		MULT1	YES	NO		S3		multd	2		3		7		
Add1	YES	ADD2	F0	F12	F14			YES	YES	2	S4		multd	3						
Add2	NO												addd	6		7				
F0	F2	F4	F6	F8	F10	F12	F14													
ADD1	MULT1				MULT2															

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=8

17

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read Op	Exec Co.	Write R.	
Mult1	NO												add	1	2	4	5
mult2	YES	MULT	F10	F0	F2		✓	YES	YES		S3		multd	2	3	7	8
Add1	YES	ADD2	F0	F12	F14			NO	NO	1	S4		multd	3			
Add2	NO												add	6	7		
F0	F2	F4	F6	F8	F10	F12	F14										
ADD1					MULT2												

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=9

18

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO												addd	1	2		4		5
mult2	YES	MULT	F10	F0	F2			YES	YES	4	S3		multd	2	3		7		8
Add1	YES	ADD2	F0	F12	F14			NO	NO	0	S4		multd	3	9				
Add2	NO												addd	6	7			9	
F0	F2	F4	F6	F8	F10	F12	F14												
ADD1					MULT2														

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=10

19

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO												addd	1	2		4		5
mult2	YES	MULT	F10	F0	F2			NO	NO	3	S3		multd	2	3		7		8
Add1	NO												multd	3	9				
Add2	NO												addd	6	7		9		10
F0	F2	F4	F6	F8	F10	F12	F14												
					MULT2														

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=11

20

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO												addd	1		2		4		5
mult2	YES	MULT	F10	F0	F2			NO	NO	2	S3		multd	2		3		7		8
Add1	NO												multd	3		9				
Add2	NO												addd	6		7		9		10
F0	F2	F4	F6	F8	F10	F12	F14													
					MULT2															

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=12

21

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO													addd	1	2		4		5
mult2	YES	MULT	F10	F0	F2			NO	NO	1	S3			multd	2	3		7		8
Add1	NO													multd	3	9				
Add2	NO													addd	6	7		9		10
F0	F2	F4	F6	F8	F10	F12	F14													
					MULT2															

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=13

22

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO													addd	1	2		4		5
mult2	YES	MULT	F10	F0	F2			NO	NO	0	S3			multd	2	3		7		8
Add1	NO													multd	3	9		13		
Add2	NO													addd	6	7		9		10
F0	F2	F4	F6	F8	F10	F12	F14													
					MULT2															

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=14

23

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO												addd	1	2		4		5
mult2	NO												multd	2	3		7		8
Add1	NO												multd	3	9		13		14
Add2	NO												addd	6	7		9		10
F0	F2	F4	F6	F8	F10	F12	F14												

ADD: 2cc

MULT: 4cc

Scoreboard – Clk=14

24

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO												addd	1		2		4		5
mult2	NO												multd	2		3		7		8
Add1	NO												multd	3		9		13		14
Add2	NO												addd	6		7		9		10
F0	F2	F4	F6	F8	F10	F12	F14													


ADD: 2cc

MULT: 4cc

Tomasulo Approach

- Another approach to eliminate stalls
 - Combines scoreboard with
 - Register renaming (to avoid WAR and WAW)
- Designed for the IBM 360/91
 - High FP performance for the whole 360 family
 - Four double precision FP registers
 - Long memory access and long FP delays
- Can support overlapped execution of multiple iterations of a loop

Tomasulo Algorithm for an FPU



Execution Process

- Issue
 - Empty reservation station or buffer
 - Send operands to the reservation station
 - Use name of reservation station for operands
- Execute
 - Execute operation if operands are available
 - Monitor CDB for availability of operands
- Write result
 - When result is available, write it to the CDB

Reservation Station Components

- Tag identifying the RS
- OP = the operation to perform on the component
- V_j, V_k = Value of the source operands
 - Q_j, Q_k = Pointers to RS that produce V_j, V_k
Zero value = Source op. is already available in V_j or V_k
- Busy = Indicates RS Busy
- Note: Only one of V-field or Q-field is valid for each operand

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.
mult1								addd	1	
mult2								multd		
add1	ADD	R(F2)	R(F4)					multd		
add2								addd		
F0 ADD1	F2	F4	F6	F8	F10	F12	F14			

ADD: 2cc

MULT: 4cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)					addd	1	
mult2								multd	2	
add1	ADD	R(F2)	R(F4)			1		multd		
add2								addd		
F0	F2	F4	F6	F8	F10	F12	F14			
ADD1	MULT1									

ADD: 2cc

MULT: 4cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)			3		addd	1	3
mult2	MULT			ADD1	MULT1			multd	2	
add1	ADD	R(F2)	R(F4)			0		multd	3	
add2								addd		
F0	F2	F4	F6	F8	F10	F12	F14			
ADD1	MULT1				MULT2					

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=4

32

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.
mult1	MULT	R(F6)	R(F8)			2		addd	1	3
mult2	MULT	M(A1)		✓	MULT1			multd	2	
add1								multd	3	
add2	ADD	R(F12)	R(F14)					addd	4	
F0	F2	F4	F6	F8	F10	F12	F14			
ADD2	MULT1				MULT2					

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=5

33

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1	MULT	R(F6)	R(F8)			1		addd	1	3	4
mult2	MULT	M(A1)			MULT1			multd	2		
add1								multd	3		
add2	ADD	R(F12)	R(F14)			1		addd	4		
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2	MULT1				MULT2						

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=6

34

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1	MULT	R(F6)	R(F8)			0		add	1	3	4
mult2	MULT	M(A1)			MU			multd	2	6	
add1								multd	3		
add2	ADD	R(F12)	R(F14)			0		add	4	6	
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2	MULT1				MULT2						

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=7

35

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1	MULT	R(F6)	R(F8)			0		addd	1	3	4
mult2	MULT	M(A1)			MULT1			multd	2	6	
add1								multd	3		
add2								addd	4		
F0	F2	F4	F6	F8	F10	F12	F14				
	MULT1				MULT2						



7

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=8

36

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)		✓			multd	2	6	8
add1								multd	3		
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=9

37

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1								addd	1	3	4
mult2						3		multd	2	6	8
add1								multd	3		
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

MULT: 4cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1								addd	1	3	4
mult2						2		multd	2	6	8
add1								multd	3		
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=11

39

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1								addd	1	3	4
mult2						1		multd	2	6	8
add1								multd	3		
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=12

40

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1								addd	1	3	4
mult2						0		multd	2	6	8
add1								multd	3	12	
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=13

41

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1								addd	1	3	4
mult2								multd	2	6	8
add1								multd	3	12	13
add2								addd	4	6	7
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

MULT: 4cc

Scoreboard Vs Tomasulo

	Issue	Read Op	Exec Co.	Write R.
addd	1	2	4	5
multd	2	3	7	8
multd	3	9	13	14
addd	6	7	9	10

	Issue	Exec Co.	Write R.
addd	1	3	4
multd	2	6	8
multd	3	12	13
addd	4	6	7

- Can we do better?
 - YES!!!!... Lets go back to clk6 with Tomasulo...



Tomasulo – Clk=6

44

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1	MULT	R(F6)	R(F8)			0		add	1	3	4
mult2	MULT	M(A1)			MU			multd	2	6	
add1								multd	3		
add2	ADD	R(F12)	R(F14)			0		add	4	6	
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2	MULT1				MULT2						

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=7

45

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)		✓			multd	2	6	7
add1								multd	3		
add2	ADD	R(F12)	R(F14)			0		addd	4	6	
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2					MULT2						

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=8

46

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec	Co.	Write	R.
mult1								addd	1	3		4
mult2	MULT	M(A1)	M(M1)			3		multd	2	6		7
add1								multd	3			
add2								addd	4	6		8
F0	F2	F4	F6	F8	F10	F12	F14					
					MULT2							

ADD: 2cc

MULT: 4cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)			2		multd	2	6	7
add1								multd	3		
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=10

48

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec	Co.	Write	R.
mult1								addd	1	3	4	
mult2	MULT	M(A1)	M(M1)			1		multd	2	6	7	
add1								multd	3			
add2								addd	4	6	8	
F0	F2	F4	F6	F8	F10	F12	F14					
					MULT2							

ADD: 2cc

MULT: 4cc

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec	Co.	Write	R.
mult1								addd	1	3	4	
mult2	MULT	M(A1)	M(M1)			0		multd	2	6	7	
add1								multd	3	11		
add2								addd	4	6	8	
F0	F2	F4	F6	F8	F10	F12	F14					
					MULT2							

ADD: 2cc

MULT: 4cc

Tomasulo – Clk=12

50

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec	Co.	Write	R.
mult1								addd	1	3		4
mult2								multd	2	6		7
add1								multd	3	11		12
add2								addd	4	6		8
F0	F2	F4	F6	F8	F10	F12	F14					
					MULT2							

ADD: 2cc

MULT: 4cc

TOMASULO

VS

SCOREBOARD

Scoreboard Vs Tomasulo – Clk=1

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

[illegible][illegible]

Scoreboard Vs Tomasulo – Clk=2

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

[illegible][illegible]

Scoreboard Vs Tomasulo – Clk=3

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	YES	MULT	F2	F6	F8			YES	YES	4	S2		addd	1		2				
mult2	YES	MULT	F10	F0	F2	ADD1	MULT1	NO	NO		S3		multd	2		3				
Add1	YES	ADD	F0	F2	F4			NO	NO	1	S1		multd	3						
Add2	NO												addd							
F0	F2	F4	F6	F8	F10	F12	F14													
ADD1	MULT1				MULT2															

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec	Co.	Write	R.
mult1	MULT	R(F6)	R(F8)			3		addd	1		3	
mult2	MULT			ADD1	MULT1			multd	2			
add1	ADD	R(F2)	R(F4)			0		multd	3			
add2								addd				
F0	F2	F4	F6	F8	F10	F12	F14					
ADD1	MULT1				MULT2							

Scoreboard Vs Tomasulo – Clk=4

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist	Issue	Read	Op	Exec	Co.	Write	R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	3	S2	addd	1	2		4		
mult2	YES	MULT	F10	F0	F2	ADD1	MULT1	NO	NO		S3	multd	2	3				
Add1	YES	ADD	F0	F2	F4			NO	NO	0	S1	multd	3					
Add2	NO											addd						
F0	F2	F4	F6	F8	F10	F12	F14											
ADD1	MULT1				MULT2													

WAW

Name	Op	Vj	Vk	Qj	Qk	Etime	Issue	Exec	Co.	Write	R.
mult1	MULT	R(F6)	R(F8)			2	addd	1	3	4	
mult2	MULT	M(A1)		✓	MULT1		multd	2			
add1							multd	3			
add2	ADD	R(F12)	R(F14)				addd	4			
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2	MULT1				MULT2						

Scoreboard Vs Tomasulo – Clk=5

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	2	S2		addd	1		2		4		5
mult2	YES	MULT	F10	F0	F2	✓	MULT1	YES	NO		S3		multd	2		3				
Add1	NO												multd	3						
Add2	NO												addd							
F0	F2	F4	F6	F8	F10	F12	F14													
	MULT1					MULT2														

Name	Op	Vj	Vk	Qj	Qk	Etime			Issue	Exec	Co.	Write	R.
mult1	MULT	R(F6)	R(F8)			1		addd	1		3		4
mult2	MULT	M(A1)			MULT1			multd	2				
add1								multd	3				
add2	ADD	R(F12)	R(F14)			1		addd	4				
F0	F2	F4	F6	F8	F10	F12	F14						
ADD2	MULT1				MULT2								

Scoreboard Vs Tomasulo – Clk=6

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	1	S2		addd	1		2		4		5
mult2	YES	MULT	F10	F0	F2		MULT1	YES	NO		S3		multd	2		3				
Add1	YES	ADD2	F0	F12	F14			YES	YES		S4		multd	3						
Add2	NO												addd	6						
F0	F2	F4	F6	F8	F10	F12	F14													
ADD1	MULT1				MULT2															

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec	Co.	Write	R.
mult1	MULT	R(F6)	R(F8)			0		addd	1		3	4
mult2	MULT	M(A1)			MULT1			multd	2		6	
add1								multd	3			
add2	ADD	R(F12)	R(F14)			0		addd	4		6	
F0	F2	F4	F6	F8	F10	F12	F14					
ADD2	MULT1				MULT2							

Scoreboard Vs Tomasulo – Clk=7

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	St			Issue	Read Op	Exec Co.	Write R.
Mult1	YES	MULT	F2	F6	F8			NO	NO	0	S2		addd	1	2	4	5
mult2	YES	MULT	F10	F0	F2		MULT1	YES	NO		S3		multd	2	3	7	
Add1	YES	ADD2	F0	F12	F14			YES	YES	2	S4		multd	3			
Add2	NO												addd	6	7		
F0	F2	F4	F6	F8	F10	F12	F14										
ADD1	MULT1				MULT2												

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)		✓			multd	2	6	7
add1								multd	3		
add2	ADD	R(F12)	R(F14)			0		addd	4	6	
F0	F2	F4	F6	F8	F10	F12	F14				
ADD2					MULT2						

Scoreboard Vs Tomasulo – Clk=8

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO												addd	1	2		4		5
mult2	YES	MULT	F10	F0	F2		✓	YES	YES		S3		multd	2	3		7		8
Add1	YES	ADD2	F0	F12	F14			NO	NO	1	S4		multd	3					
Add2	NO												addd	6	7				
F0																			
ADD2			F2	F4	F6	F8	F10	F12	F14										
							MULT2												

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec	Co.	Write	R.
mult1								addd	1		3	4
mult2	MULT	M(A1)	M(M1)			3		multd	2		6	7
add1								multd	3			
add2								addd	4		6	8
F0	F2	F4	F6	F8	F10	F12	F14					
					MULT2							

Scoreboard Vs Tomasulo – Clk=9

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read	Op	Exec Co.	Write R.	
Mult1	NO												addd	1	2		4	5
mult2	YES	MULT	F10	F0	F2			YES	YES	4	S3		multd	2	3		7	8
Add1	YES	ADD2	F0	F12	F14			NO	NO	0	S4		multd	3	9			
Add2	NO												addd	6	7		9	
F0	F2	F4	F6	F8	F10	F12	F14											
ADD2					MULT2													

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec Co.	Write R.	
mult1								addd	1	3	4
mult2	MULT	M(A1)	M(M1)			2		multd	2	6	7
add1								multd	3		
add2								addd	4	6	8
F0	F2	F4	F6	F8	F10	F12	F14				
					MULT2						

Scoreboard Vs Tomasulo – Clk=10

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO												addd	1	2		4		5
mult2	YES	MULT	F10	F0	F2			NO	NO	3	S3		multd	2	3		7		8
Add1	NO												multd	3	9				
Add2	NO												addd	6	7		9		10
F0	F2	F4	F6	F8	F10	F12	F14												
					MULT2														

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec	Co.	Write	R.
mult1								addd	1	3		4
mult2	MULT	M(A1)	M(M1)			1		multd	2	6		7
add1								multd	3			
add2								addd	4	6		8
F0	F2	F4	F6	F8	F10	F12	F14					
					MULT2							

Scoreboard Vs Tomasulo – Clk=11

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO												addd	1		2		4		5
mult2	YES	MULT	F10	F0	F2			NO	NO	2	S3		multd	2		3		7		8
Add1	NO												multd	3		9				
Add2	NO												addd	6		7		9		10
F0	F2	F4	F6	F8	F10	F12	F14													
					MULT2															

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec	Co.	Write	R.
mult1								addd	1		3	4
mult2	MULT	M(A1)	M(M1)			0		multd	2		6	7
add1								multd	3		11	
add2								addd	4		6	8
F0	F2	F4	F6	F8	F10	F12	F14					
					MULT2							

Scoreboard Vs Tomasulo – Clk=12

S1: ADDD F0, F2, F4

S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO												addd	1	2		4		5
mult2	YES	MULT	F10	F0	F2			NO	NO	1	S3		multd	2	3		7		8
Add1	NO												multd	3	9				
Add2	NO												addd	6	7		9		10
F0	F2	F4	F6	F8	F10	F12	F14												
					MULT2														

Name	Op	Vj	Vk	Qj	Qk	Etime		Issue	Exec	Co.	Write	R.
mult1								addd	1	3		4
mult2								multd	2	6		7
add1								multd	3	11		12
add2								addd	4	6		8
F0	F2	F4	F6	F8	F10	F12	F14					
					MULT2							

Scoreboard Vs Tomasulo – Clk=13

S1: ADDD F0, F2, F4


S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2

S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist			Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO												add	1		2		4		5
mult2	YES	MULT	F10	F0	F2			NO	NO	0	S3		multd	2		3		7		8
Add1	NO												multd	3		9		13		
Add2	NO												add	6		7		9		10
F0	F2	F4	F6	F8	F10	F12	F14													
					MULT2															

Tomasulo's waiting...



Scoreboard Vs Tomasulo – Clk=14

S1: ADDD F0, F2, F4


S2: MULTD F2, F6, F8

S3: MULTD F10, F0, F2


S4: ADDD F0, F12, F14

Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	Et	Ist		Issue	Read	Op	Exec	Co.	Write	R.
Mult1	NO												addd	1	2		4		5
mult2	NO												multd	2	3		7		8
Add1	NO												multd	3	9		13		14
Add2	NO												addd	6	7		9		10
F0	F2	F4	F6	F8	F10	F12	F14												

Tomasulo's now sleeping...



Dynamic Scheduling: Tomasulo and Loops



Tomasulo Loop Example

```
Loop:  LD      F0 0  R1
        MULTD  F4 F0 F2
        SD      F4 0  R1
        SUBI   R1 R1 #8
        BNEZ   R1 Loop
```

- Assume Multiply takes 4 clocks
- Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit)
- To be clear, will show clocks for SUBI, BNEZ
- Reality: integer instructions ahead

Loop Example

Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	<i>Issue CompResult</i>		<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1		Load1	No		
1	MULTD	F4	F0	F2		Load2	No		
1	SD	F4	0	R1		Load3	No		
2	LD	F0	0	R1		Store1	No		
2	MULTD	F4	F0	F2		Store2	No		
2	SD	F4	0	R1		Store3	No		

Reservation Stations:

					<i>S1</i>	<i>S2</i>	<i>RS</i>	
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
	Mult1	No						R1
	Mult2	No						F2
								SD
								F4
								0
								R1
								#8
								BNEZ
								Loop

Register result status

Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
0	80	<i>Fu</i>									

Rename Table!

Loop Example Cycle 1

Instruction status:

Exec Write

<i>ITER</i>	Instruction			<i>j</i>	<i>k</i>	<i>Issue Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	Load1	Yes	80		
1	MULTD	F4	F0	F2		Load2	No			
1	SD	F4	0	R1		Load3	No			
2	LD	F0	0	R1		Store1	No			
2	MULTD	F4	F0	F2		Store2	No			
2	SD	F4	0	R1		Store3	No			

Reservation Stations:

<i>Reservation Stations:</i>					<i>S1</i>	<i>S2</i>	<i>RS</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	No						SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

<i>Clock</i>	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
1	80	<i>Fu</i>	Load1								

Loop Example Cycle 2

Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	Issue	CompResult		Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80	
1	MULTD	F4	F0	F2	2		Load2	No		
1	SD	F4	0	R1			Load3	No		
2	LD	F0	0	R1			Store1	No		
2	MULTD	F4	F0	F2			Store2	No		
2	SD	F4	0	R1			Store3	No		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1		F0	F2	F4	F6	F8	F10	F12	...	F30
2	80	Fu	Load1		Mult1						

Loop Example Cycle 3

Instruction status:

Exec Write

<i>ITER</i>	Instruction		<i>j</i>	<i>k</i>	<i>Issue CompResult</i>		<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1 2 3	Load1	Yes	80	Mult1
1	MULTD	F4	F0	F2		Load2	No		
1	SD	F4	0	R1		Load3	No		
2	LD	F0	0	R1	Store1	Yes	80		
2	MULTD	F4	F0	F2	Store2	No			
2	SD	F4	0	R1	Store3	No			

Reservation Stations:

S1 S2 RS

Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
3	80	<i>Fu</i>	Load1		Mult1						

Implicit renaming sets up “DataFlow” graph

Loop Example Cycle 3

Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1			Store1	Yes	80
2	MULTD	F4	F0	F2			Store2	No	Mult1
2	SD	F4	0	R1			Store3	No	


Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						MULTD
	Add3	No						SD
	Mult1	Yes	Multd		R(F2)	Load1		SUBI
	Mult2	No						BNEZ

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
3	80	Fu	Load1		Mult1					

Implicit renaming sets up “DataFlow” graph



What does this mean physically?

Loop Example Cycle 5

Instruction status:

					<i>Exec Write</i>				
<i>ITER</i>	<i>Instruction</i>	<i>j</i>	<i>k</i>	<i>Issue CompResult</i>		<i>Busy</i>	<i>Addr</i>	<i>Fu</i>	
1	LD	F0	0	R1	1	Load1	Yes	80	
1	MULTD	F4	F0	F2	2	Load2	No		
1	SD	F4	0	R1	3	Load3	No		
2	LD	F0	0	R1		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2		Store2	No		
2	SD	F4	0	R1		Store3	No		

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>				
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
	Mult1	Yes	Multd			R(F2)	Load1	SUBI	R1	R1	#8	
	Mult2	No						BNEZ	R1	Loop		

Register result status

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
5	72	<i>Fu</i>	Load1	Mult1						

... and, BNEZ instruction

Loop Example Cycle 6

Instruction status:

					<i>Exec Write</i>				
<i>ITER</i>	<i>Instruction</i>	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>CompResult</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>	
1	LD	F0	0	R1	1	Load1	Yes	80	
1	MULTD	F4	F0	F2	2	Load2	Yes	72	
1	SD	F4	0	R1	3	Load3	No		
2	LD	F0	0	R1	6	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2		Store2	No		
2	SD	F4	0	R1		Store3	No		

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>	
	Add1	No						LD	F0 0 R1
	Add2	No						MULTD	F4 F0 F2
	Add3	No						SD	F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1 R1 #8
	Mult2	No						BNEZ	R1 Loop

Register result status

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
6	72	<i>Fu</i>	Load2	Mult1						

Notice that F0 never sees Load from location 80

Loop Example Cycle 7

Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	Issue	CompResult	Busy	Addr	<i>Fu</i>
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6		Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	No	Mult1
2	SD	F4	0	R1			Store3	No	

Reservation Stations:

					<i>S1</i>	<i>S2</i>	<i>RS</i>	
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
	Mult1	Yes	Multd		R(F2)	Load1		R1
	Mult2	Yes	Multd		R(F2)	Load2		F2
								SD
								F4
								0
								R1
								SUBI
								R1
								R1
								#8
								BNEZ
								R1
								Loop

Register result status

Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
7	72	<i>Fu</i>	Load2	Mult2							

Register file completely detached from iteration 1

Loop Example Cycle 8

Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	Issue	CompResult		Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80	
1	MULTD	F4	F0	F2	2		Load2	Yes	72	
1	SD	F4	0	R1	3		Load3	No		
2	LD	F0	0	R1	6		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8		Store3	No		


Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
8	72	Fu	Load2	Mult2						

First and Second iteration completely overlapped



What does this mean physically?

Loop Example Cycle 9

Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	<i>Issue CompResult</i>			<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	Load1	Yes	80	
1	MULTD	F4	F0	F2	2		Load2	Yes	72	
1	SD	F4	0	R1	3		Load3	No		
2	LD	F0	0	R1	6		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8		Store3	No		

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0 R1
	Add2	No						MULTD	F4	F0 F2
	Add3	No						SD	F4	0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop

Register result status

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
9	72	<i>Fu</i>	Load2	Mult2							

Loop Example Cycle 9

Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	<i>Issue CompResult</i>			<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	Load1	Yes	80	
1	MULTD	F4	F0	F2	2		Load2	Yes	72	
1	SD	F4	0	R1	3		Load3	No		
2	LD	F0	0	R1	6		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8		Store3	No		

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0 R1
	Add2	No						MULTD	F4	F0 F2
	Add3	No						SD	F4	0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop

Register result status

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
9	72	<i>Fu</i>	Load2	Mult2							

Load1 completing: who is waiting?

Note: Dispatching SUBI

Loop Example Cycle 10

Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	<i>Issue CompResult</i>				<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6	10		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		

Reservation Stations:

Reservation Stations:					<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>			
4	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	

Register result status

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
10	64	<i>Fu</i>	Load2	Mult2							

Loop Example Cycle 11

Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	<i>Issue CompResult</i>			<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2			Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7			Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	
										Mult1
										Mult2

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI R1 R1 #8
4	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
11	64	Fu	Load3	Mult2						

Next load in sequence

Loop Example Cycle 12

Instruction status:

					<i>Exec</i>		<i>Write</i>				
<i>ITER</i>	<i>Instruction</i>	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>		
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		


Reservation Stations:

Reservation Stations:					S1	S2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8	
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop		

Register result status

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
12	64	<i>Fu</i>	Load3	Mult2						

Why not issue third multiply?



What does this mean physically?

Loop Example Cycle 13

Instruction status:

					Exec Write					
ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	<i>Fu</i>	
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2			Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7			Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	
										Mult1
										Mult2

Reservation Stations:

Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
2	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
13	64	<i>Fu</i>	Load3	Mult2						

Loop Example Cycle 14

Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14		Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI R1 R1 #8
1	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
14	64	Fu	Load3	Mult2						

Mult1 completing. Who is waiting?

Loop Example Cycle 15

Instruction status:

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	
										[80]*R2
										Mult2

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0 R1
	Add2	No						MULTD	F4	F0 F2
	Add3	No						SD	F4	0 R1
	Mult1	No						SUBI	R1	R1 #8
0	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop

Register result status

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
15	64	<i>Fu</i>	Load3		Mult2						

Mult2 completing. Who is waiting?

Loop Example Cycle 16

Instruction status:

ITER	Instruction	<i>j</i>	<i>k</i>	Exec Write			<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
				<i>Issue</i>	<i>Comp</i>	<i>Result</i>			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes 64
2	LD	F0	0	R1	6	10	11	Store1	Yes 80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8			Store3	No

Reservation Stations:

Time	Name	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>Qj</i>	<i>Qk</i>	Code:
Add1	No										LD F0 0 R1
Add2	No										MULTD F4 F0 F2
Add3	No										SD F4 0 R1
Mult1	Yes	Multd				R(F2)	Load3				SUBI R1 R1 #8
Mult2	No										BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
16	64	<i>Fu</i>	Load3		Mult1					

Loop Example Cycle 17

Instruction status:

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64 Mult1

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>
	Add1	No									LD F0 0 R1
	Add2	No									MULTD F4 F0 F2
	Add3	No									SD F4 0 R1
	Mult1	Yes	Multd			R(F2)	Load3				SUBI R1 R1 #8
	Mult2	No									BNEZ R1 Loop

Register result status

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
17	64	<i>Fu</i>	Load3		Mult1					

Loop Example Cycle 18

Instruction status:

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18		Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64 Mult1

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0 R1
	Add2	No						MULTD	F4	F0 F2
	Add3	No						SD	F4	0 R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1 #8
	Mult2	No						BNEZ	R1	Loop

Register result status

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
18	64	<i>Fu</i>	Load3		Mult1						

Loop Example Cycle 19

Instruction status:

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue CompResult</i>			<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18	19	Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	No	
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8	19		Store3	Yes	64 Mult1

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>Code:</i>			
	Add1	No							LD	F0	0	R1
	Add2	No							MULTD	F4	F0	F2
	Add3	No							SD	F4	0	R1
	Mult1	Yes	Multd			R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No							BNEZ	R1	Loop	

Register result status

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
19	64	<i>Fu</i>	Load3		Mult1						

Loop Example Cycle 20

Instruction status:

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18	19	Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	No	
2	MULTD	F4	F0	F2	7	15	16	Store2	No	
2	SD	F4	0	R1	8	19	20	Store3	Yes	64
										Mult1

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
20	64	<i>Fu</i>	Load3		Mult1						

Why can Tomasulo overlap iterations of loops?

- Register renaming
 - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
 - Replace static register names from code with dynamic register “pointers”
 - Effectively increases size of register file
 - Permit instruction issue to advance past integer control flow operations.
- Crucial: integer unit must “get ahead” of floating point unit so that we can issue multiple iterations
 - ⇒ Branch Prediction

Other idea: Tomasulo building “DataFlow” graph.

Tomasulo Drawbacks

- Complexity
 - Large amount of hardware
 - delays of 360/91, MIPS 10000, IBM 620?
- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
 - Multiple CDBs => more FU logic for parallel assoc stores

Summary

- HW exploiting ILP
 - Works when can't know dependence at compile time.
 - Code for one machine runs well on another
- Reservations stations: renaming to larger set of registers + buffering source operands
 - Prevents registers as bottleneck
 - Avoids WAR, WAW hazards of Scoreboard
 - Allows loop unrolling in HW
- Not limited to basic blocks
(integer units gets ahead, beyond branches)
- Lasting Contributions
 - Dynamic scheduling
 - Register renaming
 - Load/store disambiguation

Advanced Computer Architectures

(High Performance Processors and Systems)

Dynamic Scheduling: Tomasulo vs Scoreboard

Politecnico di Milano

v1