

Dipartimento di Elettronica e Informazione

Politecnico di Milano

20133 Milano (Italia) Piazza Leonardo da Vinci, 32 Tel. (+39) 02-2399.3400 Fax (+39) 02-2399.3411

Advanced Computer Architecture

June 09, 2021

Prof. Marco Santambrogio

Name	
Last Name	

Pick 2 out of th 3 problems, DO NOT DO ALL THE 3!

Problem 1 (40%)	
Problem 2 (40%)	
Problem 3 (40%)	
Total (100%)	

Problem 1

Assume that the following code is executed on a CPU with SCOREBOARD and with the following units:

- 1 LOAD/STORE unit with Latency= 1
- 2 MULT units with latency = 10
- 1 DIVIDE unit with latency = 30
- 1 ADD/SUBD unit with latency 2

	Issue	Read Op	Exec Co.	Write R.
LD F6 32+ R2	1	_2	_ 3	4
LD F2 45+ R3	5	6	7	8
MULTD F0 F4 F2	6	9	19	20
ADD F8 F2 F6	7	9	10	11
DIVD F12 F8 F0	8	21	51	52
SUBD F8 F6 F2	9	13	14	15

- A. List all the possible conflicts in the code.
- B. Is there a "configuration" that can respect the shown execution? How many units? Which kind? What latency?
- C. If the previous table was not correct, please, write the right one by having:
- 1 LOAD: 1cc 2 MULT: 10cc 1 DIVL 30cc 3 ADD/SUB: 1cc

Problem 2

Consider the following access pattern on a two-processor system with a direct-mapped, write-back cache with one cache block and a two cache block memory. Assume the MESI protocol is used, with write-back caches, write-allocate, and invalidation of other caches on write (instead of updating the value in the other caches).

Time	After Operation	P1 cache block state	P2 cache block state	Memory at block 0 up to date?	Memory at block 1 up to date?
0	P1: read block 0				
1	P2: write block 1				
2	P1: write block 0				
3	P2: read block 1				
4	P1: read block 1				
5	P2 : write block 1				
6	P1: read block 0				
7	P2: write block 1				
8	P1: read block 0				
9	P2: read block 1				

Problem 3

Design and describe (all the decisions have to be motivated) a 1-BHT and a 2-BHT able to execute the following assembly code. (R0 is set to 10, R1 is set to 0)

LOOP: LD F3 0 R0 ADDD F1 F3 F3 MULTD F2 F3 F1 ADDI R1 R1 10 LOOP2: LD F3 0 R1 MULTD F2 F2 F3 SUBI R1 R1 1 R1 LOOP2 BNEZ R0 R0 10 SUBI LOOP BNE R0 R1

The obtained result, in terms of miss predictions, is inline with theoretical characteristics of the two predictors? Please effectively support your answer.

Answer

R0 is set to 10, R1 is set to 0

By entering LOOP, R1 is therefore = to 10

This implies that LOOP2 is iterated 10 times

After this first 10 iterations of LOOP2 R0 is = to 0, which means that LOOP is not iterated.

Within this context, we don't care about the possibility of having the same lane pointed by both the loops, because the worst initialization is the same.

1-BHT:

WORST case = LOOP: T LOOP2: NT


1st- LOOP2: miss 8 – LOOP2: correct 10th – LOOP2: miss

LOOP: miss Miss: 27%

BEST case = LOOP: NT LOOP2: T

9 – LOOP2: correct 10th – LOOP2: miss LOOP: correct

Miss: 9%



Answer 1.B


NO: IT SUFFICES TO NOTICE THAT WAR ON F8 (15-(6) IS NOT MANAGED

Answer 1.C NOMICE THAT ADD/SUBD, HERE, HAS A + CC
THAN BELLDE

	Issue	Read Op	Exec Co.	Write R.
LD F6 32+ R2	1	2	3	4
LD F2 45+ R3	5	6	7	8
MULTD F0 F4 F2	6	9	3	20
ADD F8 F2 F6	7	2	0	41
DIVD F12 F8 F0	8	21	51	52
SUBD F8 F6 F2	12	13	14	22

NO NEEDS to COMMIT

Time	After Operation	P1 cache block state	P2 cache block state	Memory at block 0 up to date?	Memory at block 1 up to date?
0	P1: read block 0	E CO)		YES	YES
1	P2: write block 1	E(o)	M(1)	YES	No
2	P1: write block 0	M(O)	M(1)	NO	po
3	P2: read block 1	Mcos	MC\$3	NO	NO
4	P1: read block 1	S(L)	5(1)	TES	YES
5	P2 : write block 1	1	M(1)	YES	NO
6	P1: read block 0	E(0)	M(1)	yes	No
7	P2: write block 1	E(O)	M(1)	TES	Mo
8	P1: read block 0	E(0)	MC\$)	YES	No
9	P2: read block 1	E(O)	4(7)	YES	No



EXTRA) DESCRIBE STANC BRANCH PREDICTION TECHNIQUES	
BRANCH ALWAYS TAKEN	
Always assume, whom a branch occur, that it is taken	
PC = PC + carges "Nove where beand wants"	
BRANCH ALWAYS NOT MIKEN	
Always assume, whom a branch occur, that it is not taken	
PC = PC + 4 "NOVE to Next Instruction"	
BACKWARD TAKEN FORWARD NOT MAKEN	
Always assume, when a beam occur, that "We aways accept to a	IOVE
BACK BUT LETSECT FORWARD JUMPS"	
PROHUE-DANEN PREDICHON	
Deusion based on statistic analysis of themous executions	
DELAY BRANCH PREDICTION	
DELAY DECISION WAITING FOR VALUES TO BE AVAILABLE BY ADDING NO	5