Exe 3 Scoreboard: the Code

I1: LD F6 32+ R2

I2: ADDD F2 F6 F4

I3: MULTD F0 F4 F2

I4: SUBD F12 F2 F6

I5: ADDD F0 F12 F2





								(20	NFL	14	3									
I	1:	LC) (É	6	32+	- R	2		RA	W	F		1-	12)						
I	2: 3: 4:	AD MI	DDD 11 T	E D	2) (F	6 F/I	F4)	DA		K			1 /							
I	4:	SL	JBD	E	12	F2	F	5	KA	M	Po		1-	7 4							
I!	5:	ΑC	DDD	F	0 F	12	F2	2	RAY	M	F2	- [2-	14							
RA	×	F2	12-	→	3		₽A	W	F2	12	-> 	5		ZAV	<i>d</i> }	-12	14	}- <u>></u>	15		
***	AK			15	312							•									

Exe 3.3 Scoreboard: CC 0

	Instruction	ISSUE	READ OPERAND	EXE COMPLETE	WB	Hazards	Unit
11	LD F6 32+ R2						
12	ADDD F2 F6 F4						
13	MULTD F0 F4 F2						
14	SUBD F12 F2 F6						
15	ADDD F0 F12 F2						

F0	F2	F4	F6	F8	F10	F12	 F30
P0	P2	P4	P6	P8	P10	P12	 P30

Initialized Rename Table – registers from P32 in the free list

4 FPALU 3 cc latency, single write port for the pool

1 MEM 2 cc latency





Exe 3.3 Scoreboard:

	Instruction	ISSUE	READ OPERAND	EXE COMPLETE	WB	Hazards	Unit
11	LD F6 32+ R2	1	2	4	5		M.U.
12	ADDD F2 F6 F4	2	544=6	9	10	PARV F6 12-12	FP. U. 1
13	MULTD F0 F4 F2	3	44	14	15	RAW F2 12-13	FP. U. 2
14	SUBD F12 F2 F6	4	11	14	16	PAW F6 11-14 PAW F2 12-14	FP. U. 3
15	ADDD F0 F12 F2	5	17	20	21	WAY FO 13-15 RAW F12 14-15	FP.U.4
	E0 E2 E4	E6 E	9 E10	E12	E30	STRUCT RF	

F0	F2	F4	F6	F8	F10	F12	 F30
P0	P2	P4	P6	P8	P10	P12	P30

P32 735








Exe 4 Tomasulo with ROB: the Code

```
LOOP:I1: MULTD F2, F6, F8
I2: ADDD F0, F6, F4
I3: MULTD F10, F0, F2
I4: ADDD F0, F12, F14
I5: SUBI R0, R0, 4
I6: BNEZ R0, LOOP
```







Exe.4 Tomasulo with ROB

- 3 RESERVATION STATIONS (RS1, RS2, RS3) + 3 MULT unit (MULT1, MULT2, MULT3) with latency 4
- 3 RESERVATION STATIONS (RS4, RS5, RS6) + 3 ADDD/SUBD (ADDD1, ADDD2, ADDD3) with latency 2
- 7-slot ROB
- Enough RS and FUs for integer operations, and separated CDB

To be clear, will show when the SUBI and BNEZ are issued

In the case of hazard on CDB, the oldest instruction has priority

Let's assume that we discover the BNEZ misprediction 5 clock cycles after the issue





Exe Tomasulo with ROB CC0

- 3 RESERVATION STATIONS (RS1, RS2, RS3) + 3 MULT unit (MULT1, MULT2, MULT3) with latency 4
- 3 RESERVATION STATIONS (RS4,RS5, RS6) + 3 ADDD/SUBD (ADDD1, ADDD2, ADDD3) with latency 2
- 7-slot ROB

Instruction	ISSUE	START EXE	WB	Commit	ROB idx	Hazards Type	RSi	Unit
It.1: MULTD F2, F6, F8								
It.1: ADDD F0, F6, F4								
It.1: MULTD F10, F0, F2								
It.1: ADDD F0, F12, F14								
It.2: MULTD F2, F6, F8								
It.2: ADDD F0, F6, F4								
It.2: MULTD F10, F0, F2								
It.2: ADDD F0, F12, F14								



Exe Tomasulo with ROB

- 3 RESERVATION STATIONS (RS1, RS2, RS3) + 3 MULT unit (MULT1, MULT2, MULT3) with latency 4
- 3 RESERVATION STATIONS (RS4,RS5, RS6) + 3 ADDD/SUBD (ADDD1, ADDD2, ADDD3) with latency 2
- 7-slot ROB

MOXCWB1,WB2)

Instruction	ISSUE	START EXE	WB	Commit	ROB idx	Hazards Type	RSi	Unit
It.1: MULTD F2, F6, F8	7	2	6*	7	O		R51	MMI
It.1: ADDD F0, F6, F4	2	3	5	g	1		RS4	ADDDA
It.1: MULTD F10, F0, F2	3	7	41	12	2	RAW F2 14-13 PAW FO 14-13	RS2	MULT2
lt.1: ADDD F0, F12, F14	4	5	7		3		RS5	ADDD2
lt.2: MULTD F2, F6, F8	6t1=7	8			6		RS1	MV41
It.2: ADDD F0, F6, F4	g	9	0		0	STEVER COB	R54	A DDP1
It.2: MULTD F10, F0, F2	9				4		R53	
It.2: ADDD F0, F12, F14	0				INSUFFICE POR	STWU ROB		
-, ,			I		51013	I .		1

