(High Performance Processors and Systems)

### Instruction Level Parallelism

Explicit register renaming

Politecnico di Milano v1

Alessandro Verosimile <alessandro.verosimile@polimi.it> Marco D. Santambrogio <marco.santambrogio@polimi.it>

```
1d \times 1, (x3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (x1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

42

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (x1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (x1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (x3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

7

```
1d \times 1, (\times 3)
addi 🔀 3, 💌 , #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x^3, x^3, x^6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (x1)
add x6, x6, x3
sd x6, (x1)
ld x6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (x1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (x1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (x1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (x1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (x1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (x1)
add x6, x6, x3
sd x6, (x1)
1d \approx 6, (x11)
```

```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
ld %6, (x11)
```

- Tomasulo provides Implicit Register Renaming
  - User registers renamed to reservation station tags

- Tomasulo provides Implicit Register Renaming
  - User registers renamed to reservation station tags
- Now we introduce Explicit Register Renaming:
  - Use physical register file that is larger than number of registers specified by the ISA
- Key insight: Allocate a new physical destination register for every instruction that writes
  - Very similar to a compiler transformation called Static Single Assignment (SSA) form — but in hardware!
  - Removes all chance of WAR or WAW hazards
  - Like Tomasulo, good for allowing full out-of-order completion
  - Like hardware-based dynamic compilation?



```
1d \times 1, (\times 3)
addi x3, x1, #4
sub x6, x7, x9
add x3, x3, x6
1d \times 6, (\times 1)
add x6, x6, x3
sd x6, (x1)
1d \times 6, (x11)
```

```
1d P1, (Px)
addi P2, P1, #4
sub P3, Py, Pz
add P4, P2, P3
ld P5, (P1)
add P6, P5, P4
sd P6, (P1)
ld P7, (Pw)
```

Explicit register renaming (MIPS R10000 Style)

R0 32bit P0
R1 P3
...
RF

F	P
R	F

F0	64bit	P30
F2		
<b>F</b> 30		

- Physical Register File larger than ISA Register File
- On issue, each instruction that writes a result is allocated new physical register from **Freelist**
- When a physical register P0 is "dead" (or not "live"), we free up


	•
P0	32bit
P1	
P2	
Р3	
•••	
P61	
P62	

#### Freelist

P32	P34	P36	P38
-----	-----	-----	-----


••• P60 P62

- Mechanism? Keep a translation table:
  - ISA register → physical register mapping
  - When register written, replace entry with new register from freelist
  - Physical register becomes free when not used by any active instructions



### Unified Physical Register File

- Rename all architectural registers into a single physical register file during decode, no register values read
- Functional units read and write from single unified register file holding committed and temporary registers in execution
- Commit only updates mapping of architectural register to physical register, no data movement



## HW register renaming

- Renaming map: simple data structure that supplies the physical register number of the register that currently corresponds to the requested architectural register
- Instruction commit: update permanently the renaming table to indicate that the physical register holding the destination value corresponds to the actual architectural register
- Use ROB to enforce in-order commit


# Lifetime of Physical Registers


- Physical register file holds committed and speculative values
- Physical registers decoupled from ROB entries (no data in ROB)


```
1d \times 1, (\times 3)
                                     1d P1, (Px)
addi x3, x1, #4
                                     addi P2, P1, #4
sub x6, x7, x9
                                     sub P3, Py, Pz
add x3, x3, x6
                                     add P4, P2, P3
                     Rename
                                     ld P5, (P1)
ld x6, (x1)
                                     add P6, P5, P4
add x6, x6, x3
sd x6, (x1)
                                     sd P6, (P1)
ld x6, (x11)
                                     1d P7, (Pw)
```

When can we reuse a physical register?
 When next writer of same architectural register commits

#### Physical Register Management










ld x1, 0(x3)	
addi x3, x1,	#4
sub x6, x7, x	<b>&lt;</b> 6
add x3, x3, x	x6
ld x6, 0(x1)	


В	9	source1		source2		old	new
ор	p1	PR1	p2	PR2	Rd	LPRd	PRd
	op		364.661	3041001	3041001 3041002	30 di ce 1 Source 2	3041662 3041662

(LPRd requires third read port on Rename Table for each instruction)












### Physical Register Management



### Physical Register Management




### Physical Register Management



# Explicit Register Renaming

- Tomasulo provides Implicit Register Renaming
  - User registers renamed to reservation station tags
- Explicit Register Renaming:
  - Use physical register file that is larger than number of registers specified by ISA
- Keep a translation table:
  - ISA register => physical register mapping
  - When register is written, replace table entry with new register from freelist.
  - Physical register becomes free when not being used by any instructions in progress.
- Pipeline can be exactly like "standard" DLX pipeline
  - IF, ID, EX, etc....
- Advantages:
  - Removes all WAR and WAW hazards
  - Like Tomasulo, good for allowing full out-of-order completion
  - Allows data to be fetched from a single register file
  - Makes speculative execution/precise interrupts easier:
    - All that needs to be "undone" for precise break point is to undo the table mappings

Question: Can we use explicit register renaming with scoreboard?



- Issue—decode instructions & check for structural hazards & allocate new physical register for result
  - Instructions issued in program order (for hazard checking)
  - Don't issue if no free physical registers
  - Don't issue if structural hazard

- Issue—decode instructions & check for structural hazards & allocate new physical register for result
  - Instructions issued in program order (for hazard checking)
  - Don't issue if no free physical registers
  - Don't issue if structural hazard
- Read operands—wait until no hazards, read operands
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.

- Issue—decode instructions & check for structural hazards & allocate new physical register for result
  - Instructions issued in program order (for hazard checking)
  - Don't issue if no free physical registers
  - Don't issue if structural hazard
- Read operands—wait until no hazards, read operands
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
- Execution—operate on operands
  - The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard



- Issue—decode instructions & check for structural hazards & allocate new physical register for result
  - Instructions issued in program order (for hazard checking)
  - Don't issue if no free physical registers
  - Don't issue if structural hazard
- Read operands—wait until no hazards, read operands
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
- Execution—operate on operands
  - The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard
- Write result —finish execution

- Issue—decode instructions & check for structural hazards & allocate new physical register for result
  - Instructions issued in program order (for hazard checking)
  - Don't issue if no free physical registers
  - Don't issue if structural hazard
- Read operands—wait until no hazards, read operands
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
- Execution—operate on operands
  - The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard
- Write result —finish execution
- Note: No checks for WAR or WAW hazards!



Scoreboard Example

Fi?

Fk?

```
Instruction status:
                               Read Exec Write
                        Issue Oper Comp Result
   Instruction
                34 + R2
   LD
                45 + R3
   LD
            F2
   MULTD
           F0
                F2
                    F4
   SUBD
                F6
   DIVD
                    F6
            F10
                F0
                F8
   ADDD
                    F2
           F6
```

#### Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Int1	No								
Int2	No								
Mult1	No								
Add	No								
Divide	No								

SI

dest

*S*2

FU

#### Register Rename and Result

Clock F0F2F4 *F*6 F8 F10 F12 F30 FUP0 P2 P4 P6 P8 P10 P12 P30

Initialized Rename Table - registers from P32 in the free list

#### Renamed Scoreboard 1

```
Instruction status:
                             Read Exec Write
                j k Issue Oper Comp Result
   Instruction
               34 + R2
   ID
           F6
   LD
               45 + R3
           F2
   MULTD
           \mathbf{F0}
               F2 F4
   SUBD
                   F2
   DIVD
           F10
               FO
                   F6
   ADDD
                F8
                   F2
           F6
```

#### Functional unit status:

				~ =	~ _	- 0	- 0	- <i>J</i> ·	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	Yes	Load	P32		R2				Yes
Int2	No								
Mult1	No								
Add	No								
Divide	No								

SI

FU

FU = Fi?

Fk?

#### Register Rename and Result

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
1	FU	P0	P2	P4	P32	P8	P10	P12		P30

dest

Each instruction allocates free register

### Renamed Scoreboard 2

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2		
LD	F2	45+	R3	2			
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

#### Functional unit status:

				~ -	,— <u> </u>			- <i>J</i> ·		
ime Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	Yes	Load	P32		R2				Yes	
Int2	Yes	Load	P34		R3				Yes	
Mult1	No									
Add	No									
Divide	No									

#### Register Rename and Result

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
2	FU	P0	P34	P4	P32	P8	P10	P12		P30

dest

Fk?

### Renamed Scoreboard 3

Instructio	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	
LD	F2	45+	R3	2	3		
MULTD	F0	F2	F4	3			
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

T . •	1	• .	
Function	าทสไ	111111	ctatuc
Tuncin	muu	unu	siaius.

i unu siains.			aesi	$\mathcal{S}I$	32	$\Gamma U$	I'U	I'J'	I'K!	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	Yes	Load	P32		R2				Yes	
Int2	Yes	Load	P34		<b>R</b> 3				Yes	l
Mult1	Yes	Multd	P36	P34	P4	Int2		No	Yes	
Add	No									
Divide	No									

#### Register Rename and Result

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
3	FU	P36	P34	P4	P32	P8	P10	P12		P30

Fb2

EII

### Renamed Scoreboard 4

Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	
MULTD	F0	F2	F4	3			
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status.	dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								

		- I		J		23		J	
Int1	No								
Int2	Yes	Load	P34		<b>R</b> 3				Yes
Mult1	Yes	Multd	P36	P34	P4	Int2		No	Yes
Add	Yes	Sub	P38	P32	P34		Int2	Yes	No
Divide	No								

Clock		F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
4	FU	P36	P34	P4	P32	P38	P10	P12		P30

### Renamed Scoreboard 5

nstruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3			
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2				

Functional unit status:	dest
-------------------------	------

	-					•	0.1	5	D.1
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
Add	Yes	Sub	P38	P32	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
5	FU	P36	P34	P4	P32	P38	P40	P12		P30

#### Renamed Scoreboard 6

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6		
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2				

Functional unit status:			dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
10 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
2 Add	Yes	Sub	P38	P32	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
6	FU	P36	P34	P4	P32	P38	P40	P12		P30

#### Renamed Scoreboard 7

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6		
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2				

Yes

Divd

Functional unit status:		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
9 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
1 Add	Ves	Sub	P38	P32	P34			Ves	Ves

P40

#### Register Rename and Result

Divide

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
7	FU	P36	P34	P4	P32	P38	P40	P12		P30

P36

P32

Mult1

Yes

No

#### Renamed Scoreboard 8

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2				

<b>7</b>	7	• ,	
Functio	าทสไ	unit	status.

i with status.			acsi	$\mathcal{D}I$	02	10	10	IJ.	1 1.	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
8 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes	
0 Add	Yes	Sub	P38	P32	P34			Yes	Yes	
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes	l

\$1

FII

FII

Fk2

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	FU	P36	P34	P4	P32	P38	P40	P12		P30

#### Renamed Scoreboard 9

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2				

#### Functional unit status:

mill sidius.			uesi	$\mathcal{O}I$	52	I	I	IJ.	I'A:	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
7 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes	
Add	No									
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes	

FII

Fl-2

#### Register Rename and Result

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	<i>F10</i>	<i>F12</i>	•••	F30
9	FU	P36	P34	P4	P32	P38	P40	P12		P30

dest S1

### Renamed Scoreboard 10

nstruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	<b>F6</b>	5			
ADDD	F6	F8	F2	10			

Functional unit status:			dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
6 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
Add	Yes	Addd	P42	P38	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	F12	•••	F30
10	FU [	P36	P34	P4	P42	P38	P40	P12		P30

#### Renamed Scoreboard 10

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	10			

#### Functional unit status:

diffit Steeling.			acsi	$\mathcal{D}_{\mathbf{I}}$	02	10	10	IJ.	1 10.
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No				W	'AR H	azard	gone!	
6 Mult1	Yes	Multd	P36	<b>P</b> 34	<b>R</b> 4			Yes	Yes
Add	Yes	Addd	P42	P38	P. 4			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

51

FII

Fi?

Fk?

#### Register Rename and Result

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

10 FU P36 P34 P4 P42 P38 P40 P12 P30

dost

Notice that P32 not listed in Rename Table Still live. Must not be reallocated by accident

#### Renamed Scoreboard 11

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	$\boldsymbol{k}$	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	10	11		

Yes

Yes

Addd

Divd

Functional unit status:					<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
5 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes

P42

P40

Register Rename and Result

2 Add

Divide

Clock		FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
11	FU	P36	P34	P4	P42	P38	P40	P12		P30

P38

P36

P34

P32

Mult1

Yes

No

Yes

Yes

#### Renamed Scoreboard 12

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	10	11		

Functional unit status:		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
4 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes

Yes Yes P42 P38 P34 Yes 1 Add Addd Divide Yes Divd P40 P36 P32 Mult1 No Yes

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	<i>F10</i>	<i>F12</i>	•••	F30
12	FU	P36	P34	P4	P42	P38	P40	P12		P30

#### Renamed Scoreboard 13

Instruct	ion sta	tus:			Read	Exec	Write
Instruc	ction	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULT	D F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	10	11	13	

#### Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Int1	No								
Int2									
3 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
0 Add	Yes	Addd	P42	P38	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

#### Register Rename and Result

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
13	FU [	P36	P34	P4	P42	P38	P40	P12		P30

dest

### Renamed Scoreboard 14

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	<b>F6</b>	5			
ADDD	F6	F8	F2	10	11	13	14

Functional unit status:			dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
2 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes	
Add	No									

P40

P36

P32

Mult1

#### Register Rename and Result

Divide

Yes

Divd

Clock		F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
14	FU	P36	P34	P4	P42	P38	P40	P12		P30

Yes

No

#### Renamed Scoreboard 15

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6		
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	10	11	13	14

Functional unit status:			dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
1 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
Add	No								
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
15	FU	P36	P34	P4	P42	P38	P40	P12		P30

#### Renamed Scoreboard 16

Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6	16	
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	10	11	13	14

#### Functional unit status: dest S1

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Int1	No								
Int2	No								
0 Mult1	Yes	Multd	P36	P34	P4			Yes	Yes
Add	No								
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

 $S2 ext{ } FU$ 

FU Fi?

#### Register Rename and Result

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
16	FU	P36	P34	P4	P42	P38	P40	P12		P30

Fk?

#### Renamed Scoreboard 17

Instruct	tion	sta	tus:			Read	Exec	Write
Instru	ction	ı	j	k	Issue	Oper	Comp	Result
LD		F6	34+	R2	1	2	3	4
LD		F2	45+	R3	2	3	4	5
MULT	ΓD	F0	F2	F4	3	6	16	17
SUBD	)	F8	F6	F2	4	6	8	9
DIVD	)	F10	F0	F6	5			
ADDI	)	F6	F8	F2	10	11	13	14

Yes

Functional unit status.					<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
Mult1	No								
Add	No								

P40

Divd

P36

P32

Mult1

Yes

Yes

#### Register Rename and Result

Divide

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
17	FU	P36	P34	P4	P42	P38	P40	P12		P30

#### Renamed Scoreboard 18

Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	$\boldsymbol{k}$	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6	16	17
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	F6	5	18		
ADDD	F6	F8	F2	10	11	13	14

#### Functional unit status:

t tillit stellis.			CCCS	~ -	~ -			- j ·		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Int1	No									
Int2	No									
Mult1	No									
Add	No									
40 Divide	Yes	Divd	P40	P36	P32	Mult1		Yes	Yes	

dest S1 S2

FII FII Fi?


#### Register Rename and Result

Clock		F0	<i>F</i> 2	F4	<i>F6</i>	F8	<i>F10</i>	<i>F12</i>	•••	F30
18	FU	P36	P34	P4	P42	P38	P40	P12		P30

Fk?

# Compare to *Previous* Architectures

Instruction status:					Read	Exec	Write	?
Instruction		$\dot{J}$	k	Issue	Oper	Comp	Resul	<u>!t</u>
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9	19	20	
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8	21	61	62	
ADDD	F6	F8	F2	13	14	16	22	



### Compare to *Previous* Architectures

Instruction status:					Read	Exec	Write	•
Instruction		j	k	Issue	Oper	Comp	Resul	<u>!t</u>
LD	F6	34+	R2	1	2	3	4	
LD	F2	45+	R3	5	6	7	8	
MULTD	F0	F2	F4	6	9	19	20	
SUBD	F8	F6	F2	7	9	11	12	
DIVD	F10	F0	F6	8	21	61	62	
ADDD	F6	F8	F2	13	14	16	22	

	Exec	Exec Write				
Issue Comp Result						
1	3	4				
2	4	5				
3	15	16				
4	7	8				
5	56	57				
6	10	11				

Instruction s	tatus:				Read	Exec	Write
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	5
MULTD	F0	F2	F4	3	6	16	17
SUBD	F8	F6	F2	4	6	8	9
DIVD	F10	F0	<b>F6</b>	5	18	58	59
ADDD	F6	F8	F2	10	11	13	14

### Register renaming vs. ROB

- Instruction commit simpler than with ROB;
- Deallocating registers more complex;
- Dynamic mapping of architectural to physical registers complicates design and debugging;
- Used in PowerPC603/604, Pentium II-III-4, MIPS 10000/12000, Alpha 21264; Sandy-Bridge
  - 20 to 80 registers are added.

# Summary

- Explicit Renaming: more physical registers than needed by ISA.
  - Rename table: tracks current association between architectural registers and physical registers
  - Uses a translation table to perform compiler-like transformation on the fly
- With Explicit Renaming:
  - All registers concentrated in single register file
  - Can utilize bypass network that looks more like 5-stage pipeline
  - Introduces a register-allocation problem
    - Need to handle branch misprediction and precise exceptions differently, but ultimately makes things simpler
- For precise exceptions and branch prediction:
  - Clearly need something like reorder buffer

What about What about Multiple Issue?

(High Performance Processors and Systems)

### Instruction Level Parallelism

Explicit register renaming

Politecnico di Milano v1