Exercise Session 3

Dynamic Branch Prediction, Complex Pipelining, Pipelining backup

Advanced Computer Architectures

Politecnico di Milano March 19th, 2024

Alessandro Verosimile <alessandro.verosimile@polimi.it>





Recall: Pipeline performance

Pipeline CPI = Ideal pipeline CPI + Structural Stalls + Data Hazard Stalls + Control Stalls

Ideal pipeline CPI: measure of the maximum performance attainable by the implementation

Structural hazards: HW cannot support this combination of instructions

Data hazards: Instruction depends on result of prior instruction still in the pipeline

Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches, jumps, exceptions)





Recall: Three Classes of Hazards

Structural Hazards: Attempt to use the same resource from different instructions simultaneously Example: Single memory for instructions and data


Data Hazards: Attempt to use a result before it is ready Example: Instruction depending on a result of a previous instruction still in the pipeline

Control Hazards: Attempt to make a decision on the next instruction to execute before the condition is evaluated *Example:* Conditional branch execution





Recall: Dynamic Branch Prediction



Dynamic Branch Predictor

 Describe (the answer has to be effectively supported) a 1-BHT and a 2-BHT able to execute the following assembly code (R0 is set to 2000, R1 is set to 0)

LOOP:	LD	F1	0	R0
	ADDD	F2	F1	F1
	ADDI	R1	R1	100
LOOP2:	MULTD) F2	F2	F1
	SUBI	R1	R1	1
	BNEZ	R1	LOOP2	
	SUBI	R0	R0	2
	BNEZ	R0	LOOP	

 The obtained result, in terms of mispredictions, is inline with theoretical characteristics of the two predictors? Please effectively support your answer.





A First Consideration

LOOP: R₀ LD F2 **ADDD** 100 **ADDI R1 R1 MULTD F**1 LOOP2: F2 F2 **SUBI R1 R**1 **R1 LOOP2 BNEZ SUBI** R₀ R₀ **R0 LOOP BNEZ**





How many iterations?

R1

100

LOOP: LD F1 0 R0

ADDD F2 F1 F1

R1

LOOP2: MULTD F2 F2 F1

ADDI

SUBI R1 R1 1

BNEZ R1 LOOP2

SUBI R0 R0 2

BNEZ R0 LOOP

R0 is set to 2000 R1 is set to 0





How many iterations?

R0 is set to 2000 R1 is set to 0

LOOP: $\mathsf{I}\mathsf{D}$ **ADDD**

R₀ F2

ADDI

R1 R1 100

LOOP2:

MULTD

F2

F2

LOOP2

SUBI

R1

R1

@T0 100 iterations

BNEZ

R1 LOOP2

SUBI

BNEZ

R₀

R0 LOOP



How many iterations?

R0 is set to 2000 R1 is set to 0 LOOP: R₀ $\mathsf{I}\mathsf{D}$ **ADDD** F2 **ADDI R1 R1** 100 **MULTD** LOOP2: F2 F2 LOOP2 @T0 100 iterations **SUBI R1 R1 BNEZ R1 LOOP2 SUBI** R0R0LO_OP **RO LOOP BNEZ** 1000 iterations






1bit - BHT

LOOP: LD F1 0 R0 **ADDD** F2 F1 **F1 ADDI R1 R1** 100 LOOP2: **MULTD** F2 F2 F1 **SUBI R1 R1 BNEZ R1** LOOP2 **SUBI** R0 2 R0

R₀

BNEZ

LOOP




R0 is set to 2000






1bit - BHT

LOOP: LD F1 R₀ 0 **ADDD** F2 F1 **F1 ADDI R1 R1** 100 LOOP2: **MULTD** F2 F2 F1 **SUBI R1 R1 BNEZ R1** LOOP2 R0**SUBI** R0LOOP **BNEZ** R₀



R0 is set to 2000



k-bit Branch Address: Collide Not collide





LOOP: **F**1 LD **ADDD** F2

0 F1 R0 is set to 2000

ADDI R1

F1 **R1**

LOOP2: **MULTD F**2 100

SUBI R1 F2 **R1** F1


R₀

BNFZ R1 LOOP2

SUBI R0

LOOP

BNEZ R₀ R0



Let us consider that the branch addresses do not collide

1-BHT

1-BHT

1-BHT

LOOP:

L00P2:

Т NT NT

NT NT






1bit - BHT Misprediction

LOOP: 0 R₀ LD F1 **ADDD** F2 F1 **F**1 **ADDI R1 R1** 100 LOOP2: **MULTD F**2 F2 F1 **SUBI** R1 **R1 BNF**Z LOOP2 R1 SUBI R0R0

R0

LOOP




R0 is set to 2000

Let us consider that the branch addresses do not collide

BNEZ

LOOP2 100 iterations







1bit - BHT - Collision

LOOP: LD

F1

0 F1 R₀

ADDD F2

R1

F1

ADDI

LOOP2:

MULTD F2 F2

100 F1

SUBI

BNEZ

R1

R1

R1

BNF7 R1


LOOP2

SUBI R0

R0

LOOP R0

R0 is set to 2000 R1 is set to 0



Let us consider that the branch addresses do collide

LOOP2 100 iterations 1-BHT



1-BHT







1bit - BHT - Misprediction

LOOP: F1 0 R₀ LD **ADDD** F2 F1 **F**1 **ADDI R1 R1** 100 LOOP2: **MULTD** F2 F2 F1 **SUBI** R1 **R1 BNF**Z R1 LOOP2

R0

R₀

R0

LOOP

R1 is set to 0


R0 is set to 2000


Let us consider that the branch addresses do collide

LOOP2 100 iterations

SUBI

BNEZ





NT

$$(1+1) * (1000-1) + 1$$






1bit - BHT - Misprediction

LOOP: F1 0 R₀ LD **ADDD** F2 F1 **F**1 **ADDI R1 R1** 100 LOOP2: **MULTD** F2 F2 F1 **SUBI** R1 **R1 BNF**Z R1 LOOP2 SUBI R0R0

R₀

LOOP




R0 is set to 2000

Let us consider that the branch addresses do collide

BNEZ

LOOP2 100 iterations







LOOP: LD F1 0 R0 ADDD F2 F1 F1

ADDI R1 R1 100

F2

SUBI R1 R1 1

F2


F1

BNEZ R1 LOOP2

SUBI R0 R0 2

BNEZ R0 LOOP

R0 is set to 2000 R1 is set to 0



Let us consider that the branch addresses do not collide

MULTD

LOOP: 11 LOOP2: 11



LOOP2:




LOOP: F1 0 R₀ LD **ADDD** F2 F1 **F1 ADDI R1 R1** 100 LOOP2: **MULTD F**2 F2 F1


SUBI R1 R1 1

BNEZ R1 LOOP2

SUBI R0 R0 2 BNEZ R0 LOOP R0 is set to 2000 R1 is set to 0



Let us consider that the branch addresses do not collide








LOOP: F1 0 R₀ LD **ADDD** F2 F1 **F1 ADDI R1 R1** 100 LOOP2: **MULTD F**2 F2 F1

SUBI R1 R1


BNEZ R1 LOOP2 SUBI R0 R0

BNEZ R0 LOOP

R0 is set to 2000 R1 is set to 0



Let us consider that the branch addresses do not collide







LOOP: LD F1 0 R0 ADDD F2 F1 F1

ADDI R1 R1 100


LOOP2: MULTD F2 F2 F1

SUBI R1 R1 1

BNEZ R1 LOOP2 SUBI R0 R0

BNEZ RO LOOP

R0 is set to 2000 R1 is set to 0



Let us consider that the branch addresses do collide







LOOP: LD F1 0 R0 ADDD F2 F1 F1 ADDI R1 R1 100


LOOP2: MULTD F2 F2 F1

SUBI R1 R1 1 BNEZ R1 LOOP2


SUBI RO RO 2

BNEZ R0 LOOP

R0 is set to 2000 R1 is set to 0



Let us consider that the branch addresses do collide







SUMMARY

Assumption: NO collision

WORST CASES

1-BHT

LOOP: L00P2: NT NT 2-BHT

LOOP: LOOP2: NT_{strong}

1000*2 misprediction for LOOP2 2 misprediction for LOOP.

3+(1000-1)*1 misprediction for LOOP2 3 misprediction for LOOP.

BEST CASES

1-BHT

LOOP: L00P2:



2-BHT

LOOP: L00P2:



1 + (1000-1) * 2 misprediction for LOOP2

1 for LOOP

1000*1 misprediction for LOOP2 1 for LOOP





SUMMARY

Assumption: NO collision

WORST CASES



1000*2 misprediction for LOOP2
2 misprediction for LOOP.





LOOP: LOOP2:

1 + (1000-1) * 2 misprediction for LOOP2

1 for LOOP

1000*1 misprediction for LOOP2 **1** for LOOP

strong

strong


LOOP:

L00P2:














Recall: Floating Point Arithmetic

Real numbers such as:

e seconds in a nanosecond seconds in a typical century


- → 3.14159265...
- → 2.81828...
- \rightarrow 1.0 * 10⁻⁹ or 0.00000001
- \rightarrow 3.15576 * 10⁹ or 3,155,760,000





POLITECNICO MILANO 1863

Example of Floating Point Adder



Example of Floating Point Adder



Recall: Three Classes of Hazards


Structural Hazards: Attempt to use the same resource from different instructions simultaneously Example: Single memory for instructions and data

Data Hazards: Attempt to use a result before it is ready Example: Instruction depending on a result of a previous instruction still in the pipeline

Control Hazards: Attempt to make a decision on the next instruction to execute before the condition is evaluated Example: Conditional branch execution












Is the required function unit available?
Is the input data available? ---> RAW?
Is it safe to write the destination? ---> WAR? WAW?
Is there a structural conflict at the WB stage?



Multicycle, Pipelined (?), Initiation Interval (?)



In this problem we will examine the execution of a code segment on the following single-issue out-of-order processor:



Recall Hazards and Dependencies (1/3)

1) RAW (READ AFTER WRITE) hazards: instruction n+1 tries to read a source register before the previous instruction n has written it in the RF

Caused by a "dependence" (in compiler nomenclature) This hazard results from an actual need for communication.

2) WAW (WRITE AFTER WRITE) hazards: Instruction n+1 tries to write a destination operand before it has been written by the previous instruction $n \rightarrow$ write operations executed in the wrong order

Called an "output dependence" by compiler writers. This also results from the reuse of name "r1".


<u>3) WAR</u> (WRITE AFTER READ) hazards: Instruction n+1 tries to write a destination operand before it has been read from the previous instruction $n \rightarrow$ instruction $n \rightarrow$ instruction $n \rightarrow$ the wrong value

Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1".11





Recall Hazards and Dependencies (2/3)



RAW Hazards WAW Hazards WAR Hazards





Recall Hazards and Dependencies (3/3)

Data-dependence

$$r_3 \leftarrow (r_1)$$
 op (r_2) Read-after-Write $r_5 \leftarrow (r_3)$ op (r_4) (RAW) hazard

Anti-dependence

$$r_3 \leftarrow (r_1)$$
 op (r_2) Write-after-Read $r_1 \leftarrow (r_4)$ op (r_5) (WAR) hazard

Output-dependence

$$(r_3 \leftarrow (r_1) \text{ op } (r_2)$$
 Write-after-Write $(r_3 \leftarrow (r_6) \text{ op } (r_7)$ (WAW) hazard






You can assume that

- All functional units are pipelined
- ALU operations take 1 cycle



- Floating-point add instructions take 3 cycles
- Floating-point multiply instructions take 5 cycles
- There is no register renaming. No forwarding
- Instructions are fetched, decoded and issued in order
- The ISSUE stage is a buffer of limited length that holds instructions waiting to start execution
- An instruction will only enter the issue stage if it does not cause a WAR or WAW hazard
- Only one instruction can be issued at a time, and in the case multiple instructions are ready, the oldest one will go first
- Program Counter calculation for branches and jumps has been anticipated in the ISSUE stage UTECNICO




You can assume that

- All functional units are pipelined
- ALU operations take 1 cycle



- Floating-point add instructions take 3 cycles
- Floating-point multiply instructions take 5 cycles
- There is no register renaming. No forwarding
- Instructions are fetched, decoded and issued in order
- The ISSUE stage is a buffer of limited length that holds instructions waiting to start execution
- An instruction will only enter the issue stage if it does not cause a WAR or WAW hazard
- Only one instruction can be issued at a time, and in the case multiple instructions are ready, the oldest one will go first
- Program Counter calculation for branches and jumps has been anticipated in the ISSUE stage UTECNICO



Code

```
I1 lw.d $F3,B($R0)
I2 add.d $F2,$F2,$F3
I3 mul.d $F5,$F4,$F4
I4 addi $R0,$R0,8
I5 lw.d $F3,B($R0)
I6 add.d $F2,$F3,$F5
```





Code and Architecture

```
I1 lw.d $F3,B($R0)
I2 add.d $F2,$F2,$F3
I3 mul.d $F5,$F4,$F4
I4 addi $R0,$R0,8
I5 lw.d $F3,B($R0)
I6 add.d $F2,$F3,$F5
```

ALU OP: 1 cycle MEM OP: 3 cycles FP ADD: 3 cycles FP MULT: 5 cycles





```
I1 lw.d $F3,B($R0)
I2 add.d $F2,$F2,$F3
I3 mul.d $F5,$F4,$F4
I4 addi $R0,$R0,8
I5 lw.d $F3,B($R0)
I6 add.d $F2,$F3,$F5
```

ALU OP: 1 cycle MEM OP: 3 cycles FP ADD: 3 cycles FP MULT: 5 cycles





ALU OP: 1 cycle

MEM OP: 3 cycles

FP ADD: 3 cycles

FP MULT: 5 cycles

```
I1 lw.d $F3,B($R0)
```

I2 add.d \$F2,\$F2,\$F3

I3 mul.d \$F5,\$F4,\$F4

I4 addi \$R0,\$R0,8

I5 lw.d \$F3,B(\$R0)

I6 add.d \$F2,\$F3,\$F5



ALU OP: 1 cycle

MEM OP: 3 cycles

FP ADD: 3 cycles

FP MULT: 5 cycles

I1 lw.d \$F3, B(\$R0)

I2 add.d \$F2,\$F2,\$F3

I3 mul.d \$F5,\$F4,\$F4

I4 addi \$R0,\$R0,8

I5 lw.d \$F3,B(\$R0)

I6 add.d \$F2,\$F3,\$F5

RAW I1-I2 \$F3





ALU OP: 1 cycle

MEM OP: 3 cycles

FP ADD: 3 cycles

FP MULT: 5 cycles

I1 lw.d \$F3, B(\$R0)

I2 add.d \$F2,\$F2,\$F3

I3 mul.d \$F5,\$F4,\$F4

I4 addi \$R0,\$R0,8

I5 lw.d \$F3,B(\$R0)

I6 add.d \$F2,\$F3,\$F5

RAW I1-I2 \$F3

RAW I3-I6 \$F5





ALU OP: 1 cycle

MEM OP: 3 cycles

FP ADD: 3 cycles

FP MULT: 5 cycles

I1 lw.d \$F3, B(\$R0)

I2 add.d \$F2,\$F2,\$F3

I3 mul.d \$F5,\$F4,\$F4

I4 addi \$R0,\$R0,8

I5 lw.d \$F3,B(\$R0)

I6 add.d \$F2,\$F3,\$F5

RAW I1-I2 \$F3

RAW 14-15 \$R0

RAW I3-I6 \$F5





ALU OP: 1 cycle

MEM OP: 3 cycles

FP ADD: 3 cycles

FP MULT: 5 cycles

I1 lw.d \$F3, B(\$R0)

I2 add.d \$F2,\$F2,\$F3

I3 mul.d \$F5,\$F4,\$F4

I4 addi \$R0,\$R0,8

I5 lw.d \$F3,B(\$R0)

I6 add.d \$F2,\$F3,\$F5

RAW I1-I2 \$F3

RAW 14-15 \$R0

RAW I3-I6 \$F5





ALU OP: 1 cycle MEM OP: 3 cycles FP ADD: 3 cycles FP MULT: 5 cycles

I1 lw.d \$F3,B(\$R0)

I2 add.d \$F2,\$F2,\$F3

I3 mul.d \$F5,\$F4,\$F4

I4 addi \$R0,\$R0,8

I5 lw.d (\$FB)B(\$R0)

I6 add.d \$F2,\$F3,\$F5

RAW I1-I2 \$F3

WAW I1-I5 \$F3

RAW 14-15 \$R0

RAW I3-I6 \$F5





ALU OP: 1 cycle MEM OP: 3 cycles FP ADD: 3 cycles FP MULT: 5 cycles

I1 lw.d \$E3,B(\$R0)

I2 add.d \$F2,\$F2,\$F3

I3 mul.d \$F5,\$F4,\$F4

I4 addi \$R0,\$R0,8

I5 lw.d (\$FB)B(\$R0)

I6 add.d \$F2,\$F3,\$F5

RAW I1-I2 \$F3

WAW I1-I5 \$F3

RAW 14-15 \$R0

RAW I3-I6 \$F5

WAW I2-I6 \$F2





ALU OP: 1 cycle MEM OP: 3 cycles FP ADD: 3 cycles

FP MULT: 5 cycles

I1 lw.d \$\f\$3,B(\\$R0)
I2 add.d \$\f\$2,\\$F2,\\$F3
I3 mul.d \$\f\$5,\\$F4,\\$F4

RAW I1-I2 \$F3

W

WAR I1-I4 \$R0

I4 addi (RO), \$RO, 8

WAW I1-I5 \$F3

I5 lw.d (FB)B(R0)

RAW 14-15 \$R0

I6 add.d \$F2,\$F3,\$F5

RAW I3-I6 \$F5

WAW I2-I6 \$F2





ALU OP: 1 cycle MEM OP: 3 cycles

FP ADD: 3 cycles

FP MULT: 5 cycles

```
I1 lw.d $\f$3,B(\f$R0)
```

RAW I1-I2 \$F3

WAR I1-I4 \$R0

WAW I1-I5 \$F3

WAR 12-15 \$F3

RAW 14-15 \$R0

RAW I3-I6 \$F5

WAW I2-I6 \$F2





Is this a possible execution? (1/4)

RAW I1-I2 \$F3 WAR I1-I4 \$R0 WAW I1-I5 \$F3 WAR I2-I5 \$F3 RAW 14-15 \$R0 RAW 13-16 \$F5 WAW 12-16 \$F2 RAW 15-16 \$F3 ALU OP: 1cc

MEM OP: 3cc

FP ADD: 3cc

Instruction	C1	C2	С3	C4	C 5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21
I1 lw.d \$F3,B(\$R0)			F	D	IS	E 1	E2	E 3	W												
I2 add.d \$F2,\$F2,\$F3				F	D	IS	E1	E2	E 3	W											
I3 mul.d \$F5,\$F4,\$F4					F	D	IS	E1	E2	E 3	E 4	E 5	W								
I4 addi \$R0,\$R0,8	F	D	IS	Е	W																
I5 lw.d \$F3,B(\$R0)		F	D	IS	E1	E2	E 3	W													
I6 add.d \$F2,\$F3,\$F5							F	D	IS	E1	E2	E 3	W								





Is this a possible execution? (1/4)

RAW I1-I2 \$F3 WAR I1-I4 \$R0 WAW I1-I5 \$F3 WAR I2-I5 \$F3

RAW 14-15 \$R0 RAW 13-16 \$F5 WAW 12-16 \$F2 RAW 15-16 \$F3 ALU OP: 1cc MEM OP: 3cc

FP ADD: 3cc

FP MULT: 5cc

Fetch, Decode, Issue are not in order

Instruction	C1	C2	С3	C4	C5	C6	С7	C8	C 9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21
I1 lw.d \$F3,B(\$R0)			F	D	IS	E1	E2	E 3	W												
I2 add.d \$F2,\$F2,\$F3				F	D	IS	E1	E2	E 3	W											
I3 mul.d \$F5,\$F4,\$F4					F	D	IS	E 1	E2	E 3	E 4	E 5	W								
I4 addi \$R0,\$R0,8	F	D	IS	Е	W																
I5 lw.d \$F3,B(\$R0)		F	D	IS	E1	E2	E 3	W													
I6 add.d \$F2,\$F3,\$F5							F	D	IS	E1	E2	E 3	W								





Is this a possible execution? (2/4)

RAW I1-I2 \$F3 WAR I1-I4 \$R0 WAW I1-I5 \$F3 WAR I2-I5 \$F3 RAW 14-15 \$R0 RAW 13-16 \$F5 WAW 12-16 \$F2 RAW 15-16 \$F3 ALU OP: 1cc

MEM OP: 3cc

FP ADD: 3cc

Instruction	C1	C2	С3	C4	C5	C6	С7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21
I1 lw.d \$F3,B(\$R0)	F	D	IS	E1	E2	E 3	w														
I2 add.d \$F2,\$F2,\$F3		F	D	IS	E1	E2	E3	w													
I3 mul.d \$F5,\$F4,\$F4			F	D	IS	E1	E2	E3	E 4	E5	W										
I4 addi \$R0,\$R0,8				F	D	IS	E	W													
I5 lw.d \$F3,B(\$R0)					F	D	IS	E1	E2	E3	W										
I6 add.d \$F2,\$F3,\$F5						F	D	IS	E1	E2	E 3	W									





Is this a possible execution? (2/4)

RAW I1-I2 \$F3 WAR I1-I4 \$R0 WAW I1-I5 \$F3 WAR I2-I5 \$F3 RAW 14-15 \$R0 RAW 13-16 \$F5 WAW 12-16 \$F2 RAW 15-16 \$F3 ALU OP: 1cc MEM OP: 3cc

FP ADD: 3cc

FP MULT: 5cc

Data hazards

Instruction	C1	C2	С3	C4	C5	C6	С7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21
I1 lw.d \$F3,B(\$R0)	F	D	IS	E1	E2	E 3	W														
I2 add.d \$F2,\$F2,\$F3		F	D	IS	E1	E2	E3	W													
I3 mul.d \$F5,\$F4,\$F4			F	D	IS	E1	E2	E 3	E 4	E5	W										
I4 addi \$R0,\$R0,8				F	D	IS	E	W													
I5 lw.d \$F3,B(\$R0)					F	D	IS	E1	E2	E3	W										
I6 add.d \$F2,\$F3,\$F5						F	D	IS	E1	E2	E 3	W									





Is this a possible execution? (3/4)

RAW I1-I2 \$F3 WAR I1-I4 \$R0 WAW I1-I5 \$F3 WAR I2-I5 \$F3 RAW 14-15 \$R0 RAW 13-16 \$F5 WAW 12-16 \$F2 RAW 15-16 \$F3 ALU OP: 1cc

MEM OP: 3cc

FP ADD: 3cc

| C 1 | C2 | С3 | C4 | C 5 | C6 | С7 | C8 | C9 | C10 | C11 | C12
 | C13
 | C14
 | C15 | C16
 | C17 | C18
 | C19 | C20 | C21
 | C22 | C23 |
|------------|----|-----|---------|----------------------------------|---|---|---|--|--|---
--
--
--
--
--
---|--|---
---|--
--|---|---
--|--|
| F | D | IS | E1 | E2 | E 3 | w | | | | |
 |
 |
 | |
 | |
 | | | | | | | | | | | |
 | | |
| | F | D | IS
s | IS
s | IS
s | IS | E1 | E2 | E3 | W |
 |
 |
 | |
 | |
 | | |
 | | |
| | | F | D
s | D
s | D
s | D | IS | E1 | E2 | E 3 | E 4
 | E5
 | W
 | |
 | |
 | | | | | | | | | | | |
 | | |
| | | | F
s | F | F | F | D | IS | E | W |
 |
 |
 | |
 | |
 | | |
 | | |
| | | | | | | | F | D
s | D
s | D | IS
 | E1
 | E2
 | E 3 | W
 | |
 | | |
 | | |
| | | | | | | | | F
s | F
s | F | D
 | IS
s
 | IS
s
 | IS
s | IS
 | E1 | E2
 | E 3 | W | | | | | | | | | | | | | | | | | | | | | |
 | | |
| | | F D | F D IS | F D IS E1 F D S F D S F F F S | F D IS E1 E2 F D IS IS S S S S S S S S S S S S S S S S | F D IS E1 E2 E3 F D IS IS IS S S S S S S S S S S S S S S | F D IS E1 E2 E3 W F D IS IS IS IS S S S S D F F F F F F | F D IS E1 E2 E3 W F D IS IS IS IS E1 F D D D D D D IS F F F F F F D D D D D D D D D D D D D | F D IS E1 E2 E3 W L F D IS IS IS IS E1 E2 F D D D D D IS E1 F F F F F D IS F F F F F D IS F F F F F D IS F F F F F F F F F < | F D IS E1 E2 E3 W L L E3 F D IS IS IS IS E1 E2 E3 F F D D D D IS E1 E2 F F F F F D IS E1 E2 F F F F F D IS E1 E2 F F F F F D IS E1 E2 F F F F F D IS E1 E2 F F F F F D IS E1 E2 F F F F D IS E1 E2 F F F F D IS E3 E3 F F F F F D IS E3 E3 E3 E3 E3 E3 E3 E3 E3 | F D IS E1 E2 E3 W L <td>F D IS E1 E2 E3 W L<td>F D IS E1 E2 E3 W IS IS IS IS IS E1 E2 E3 W IS IS E1 E2 E3 W IS E4 E5 I<td>F D IS E1 E2 E3 W IS IS IS IS IS E1 E2 E3 W IS IS IS E1 E2 E3 W IS IS E4 E5 W I<</td><td>F D IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS IS IS E1 E2 E3 W IS IS IS IS IS E1 E2 E3 E4 E5 W IS IS<td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS<</td><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS E1 E2 E3 E4 E5 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS<</td><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--></td></td></td></td></td></td></td></td> | F D IS E1 E2 E3 W L <td>F D IS E1 E2 E3 W IS IS IS IS IS E1 E2 E3 W IS IS E1 E2 E3 W IS E4 E5 I<td>F D IS E1 E2 E3 W IS IS IS IS IS E1 E2 E3 W IS IS IS E1 E2 E3 W IS IS E4 E5 W I<</td><td>F D IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS IS IS E1 E2 E3 W IS IS IS IS IS E1 E2 E3 E4 E5 W IS IS<td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS<</td><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS E1 E2 E3 E4 E5 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS<</td><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--></td></td></td></td></td></td></td> | F D IS E1 E2 E3 W IS IS IS IS IS E1 E2 E3 W IS IS E1 E2 E3 W IS E4 E5 I <td>F D IS E1 E2 E3 W IS IS IS IS IS E1 E2 E3 W IS IS IS E1 E2 E3 W IS IS E4 E5 W I<</td> <td>F D IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS IS IS E1 E2 E3 W IS IS IS IS IS E1 E2 E3 E4 E5 W IS IS<td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS<</td><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS E1 E2 E3 E4 E5 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS<</td><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--></td></td></td></td></td></td> | F D IS E1 E2 E3 W IS IS IS IS IS E1 E2 E3 W IS IS IS E1 E2 E3 W IS IS E4 E5 W I< | F D IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS IS IS E1 E2 E3 W IS IS IS IS IS E1 E2 E3 E4 E5 W IS IS <td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS<</td> <td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS E1 E2 E3 E4 E5 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS<</td><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--></td></td></td></td></td> | F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS< | F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS E1 E2 E3 E4 E5 W IS IS </td <td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS<</td><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--></td></td></td></td> | F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS </td <td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS<</td> <td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--></td></td></td> | F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS< | F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS <td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--><td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--></td></td> | F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS IS IS E1 E2 E3 W IS IS </td <td>F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS E1 E2 E3 W IS IS<!--</td--></td> | F D IS E1 E2 E3 W IS E1 E2 E3 W IS IS IS IS IS IS E1 E2 E3 W IS IS </td |





Is this a possible execution? (3/4)

RAW I1-I2 \$F3 WAR I1-I4 \$R0 WAW I1-I5 \$F3 WAR I2-I5 \$F3 RAW 14-15 \$R0 RAW 13-16 \$F5 WAW 12-16 \$F2 RAW 15-16 \$F3 ALU OP: 1cc MEM OP: 3cc

FP ADD: 3cc

FP MULT: 5cc

Concurrent write

Instruction	C1	C2	СЗ	C4	C5	C6	C 7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21	C22	C23
I1 lw.d \$F3,B(\$R0)	F	D	IS	E1	E2	E 3	W																
I2 add.d \$F2,\$F2,\$F3		F	D	IS s	IS s	IS s	IS	E1	E2	E3	(§)												
I3 mul.d \$F5,\$F4,\$F4			F	D s	D s	D s	D	IS	E1	E2	E 3	E 4	E5	w									
I4 addi \$R0,\$R0,8				F s	Fs	Fs	F	D	IS	E	(§)												
I5 lw.d \$F3,B(\$R0)								F	D s	D s	D	IS	E1	E2	E 3	W							
I6 add.d \$F2,\$F3,\$F5									F s	F s	F	D	IS s	IS s	IS s	IS	E1	E2	E 3	W			





Is this a possible execution? (4/4)

RAW I1-I2 \$F3 WAR I1-I4 \$R0 WAW I1-I5 \$F3 WAR I2-I5 \$F3 RAW 14-15 \$R0 RAW 13-16 \$F5 WAW 12-16 \$F2 RAW 15-16 \$F3 ALU OP: 1cc

MEM OP: 3cc

FP ADD: 3cc

Instruction	C 1	C2	СЗ	C4	C 5	C6	С7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21	C22	C23
I1 lw.d \$F3,B(\$R0)	F	D	IS	E1	E2	E 3	w																
I2 add.d \$F2,\$F2,\$F3		F	D	IS s	IS s	S s	IS	E1	E2	E 3	W												
I3 mul.d \$F5,\$F4,\$F4			F	D s	D s	D s	D	IS	E1	E2	E 3	E 4	E5	W									
I4 addi \$R0,\$R0,8				Fs	Fs	Fs	F	D	IS	Е	E s	W											
I5 lw.d \$F3,B(\$R0)								F	D s	D	IS s	IS	E1	E2	E 3	W							
I6 add.d \$F2,\$F3,\$F5									F s	F	D s	D	IS s	IS s	IS s	IS	E1	E2	E 3	W			





Is this a possible execution? (4/4)

RAW I1-I2 \$F3 WAR I1-I4 \$R0 WAW I1-I5 \$F3 WAR I2-I5 \$F3

RAW 14-15 \$R0 RAW 13-16 \$F5 WAW 12-16 \$F2 RAW 15-16 \$F3 ALU OP: 1cc MEM OP: 3cc

FP ADD: 3cc

FP MULT: 5cc

Correct execution

Instruction	C1	C2	СЗ	C4	C 5	C6	C 7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21	C22	C23
I1 lw.d \$F3,B(\$R0)	F	D	IS	E1	E2	E 3	W																
I2 add.d \$F2,\$F2,\$F3		F	D	IS s	IS s	IS s	IS	E1	E2	E 3	w												
I3 mul.d \$F5,\$F4,\$F4			F	D s	D s	D s	D	IS	E1	E2	E 3	E4	E5	w									
I4 addi \$R0,\$R0,8				F s	F s	F s	F	D	IS	E	E s	w											
I5 lw.d \$F3,B(\$R0)								F	D s	D	IS s	IS	E1	E2	E 3	W							
I6 add.d \$F2,\$F3,\$F5									F s	F	D s	D	IS s	IS s	IS s	IS	E1	E2	E 3	W			





What if we change the buffer dimension?

- All functional units are pipelined
- ALU operations take 1 cycle



- Floating-point add instructions take 3 cycles
- Floating-point multiply instructions take 5 cycles
- There is no register renaming. No forwarding
- Instructions are fetched, decoded and issued in order
- The issue stage is a buffer of unlimited length that holds instructions waiting to start execution
- An instruction will only enter the issue stage if it does not cause a WAR or WAW hazard
- Only one instruction can be issued at a time, and in the case multiple instructions are ready, the oldest one will go first
- Program Counter calculation for branches and jumps has been anticipated in the ISSUE stage.

How will this change the execution?

RAW I1-I2 \$F3 WAR I1-I4 \$R0 WAW I1-I5 \$F3 WAR I2-I5 \$F3 WAR I1-I6 \$R0 RAW I4-I5 \$R0 RAW I3-I6 \$F5 WAW I2-I6 \$F2 RAW I5-I6 \$F3

ALU OP: 1cc

MEM OP: 3cc


FP ADD: 3cc

Instruction	C 1	C2	СЗ	C4	C 5	C6	С7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21	C22	C23
I1 lw.d \$F3,B(\$R0)	F	D	IS	E1	E2	E 3	w																
I2 add.d \$F2,\$F2,\$F3		F	D	IS s	<u> </u>	<u> </u>	IS	E1	E2	E3	w												
I3 mul.d \$F5,\$F4,\$F4			F	D s	D s	D s	D	IS	E1	E2	E 3	E 4	E5	W									
I4 addi \$R0,\$R0,8				Fs	Fs	Fs	F	D	IS	E	E s	W											
I5 lw.d \$F3,B(\$R0)								F	D s	D	IS s	IS	E1	E2	E 3	W							
I6 add.d \$F2,\$F3,\$F5									F s	F	D s	D	IS s	IS s	IS s	IS	E1	E2	E 3	W			





An Example of Complex Pipeline (ARM)



How will this change the execution?

RAW I1-I2 \$F3 WAR I1-I4 \$R0 WAW I1-I5 \$F3 WAR I2-I5 \$F3 WAR I1-I6 \$R0 RAW I4-I5 \$R0 RAW I3-I6 \$F5 WAW I2-I6 \$F2 RAW I5-I6 \$F3

ALU OP: 1cc

MEM OP: 3cc

FP ADD: 3cc

Instruction	C 1	C2	СЗ	C4	C 5	C6	С7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21	C22	C23
I1 lw.d \$F3,B(\$R0)	F	D	IS	E1	E2	E 3	w																
I2 add.d \$F2,\$F2,\$F3		F	D	IS s	<u> </u>	<u> </u>	IS	E1	E2	E3	w												
I3 mul.d \$F5,\$F4,\$F4			F	D s	D s	D s	D	IS	E1	E2	E 3	E 4	E5	W									
I4 addi \$R0,\$R0,8				Fs	Fs	Fs	F	D	IS	E	E s	W											
I5 lw.d \$F3,B(\$R0)								F	D s	D	IS s	IS	E1	E2	E 3	W							
I6 add.d \$F2,\$F3,\$F5									F s	F	D s	D	IS s	IS s	IS s	IS	E1	E2	E 3	W			





How will this change the execution?

RAW I1-I2 \$F3 WAR I1-I4 \$R0 WAW I1-I5 \$F3 WAR I2-I5 \$F3 WAR I1-I6 \$R0 RAW I4-I5 \$R0 RAW I3-I6 \$F5 WAW I2-I6 \$F2 RAW I5-I6 \$F3

ALU OP: 1cc

MEM OP: 3cc

FP ADD: 3cc

Instruction	C1	C2	СЗ	C4	C5	C6	C 7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21	C22	C23
I1 lw.d \$F3,B(\$R0)	F	D	IS	E1	E2	E 3	W																
I2 add.d \$F2,\$F2,\$F3		F	D	IS s	IS s	S	IS	E1	E2	E 3	w												
I3 mul.d \$F5,\$F4,\$F4			F	D	S S	<u> </u>	S s	S	E1	E2	E 3	E4	E5	W									
I4 addi \$R0,\$R0,8				F	D s	ם (S s	IS s	IS	Е	E s	W											
I5 lw.d \$F3,B(\$R0)					Fs	F	D s	D s	D s	D	IS s	IS	E1	E2	E 3	W							
I6 add.d \$F2,\$F3,\$F5							F s	F s	F s	F	D	IS s	IS s	IS s	IS s	IS	E1	E2	E 3	W			







Exe 3: Simple Pipelining






Exe 3 Simple Pipelining: the Code

```
I1: addi $s3, $s2, 2
I2: add $s5, $s4, $s3
I3: sw $s5, 4($s3)
I4: sub $s7, $s5, $s6
I5: lw $s6, 4($s7)
```





Exe 3: Simple Pipelining: the Architecture







Exe 3.1 Simple Pipelining: Conflicts

	Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
I1:	addi \$s3, \$s2, 2	F	D	E	M	W										
I2:	add \$s5, \$s4, \$s3		F	D	Е	M	W									
	sw \$s5, 4(\$s3)			F	D	Е	M	W								
I4:	sub \$s7, \$s5, \$s6				F	D	Е	M	W							
15:	lw \$s6, 4(\$s7)					F	D	Е	M	W						

Draw the pipeline schema showing all the conflicts/dependencies. Solve the resulting RAW hazards without using rescheduling and path forwarding.





Exe 3.1 Simple Pipelining: solve as is

CK1	CK2	CK3	CK4	CK5	CK6	CK7	CK8	CK9	CK10	CK11
CK12	CK13	CK14	CK15	CK16	CK17	CK18	CK19	CK20	CK21	CK22

I1: addi \$s3, \$s2, 2

I2: sub \$s4, \$s3, \$s1

I3: add \$s5, \$s4, \$s1

I4: lw \$s6, 4(\$s4)

I5: sub \$s7, \$s4, \$s6





Exe 3.2 Simple Pipelining: Rescheduling

Reschedule the instructions to **reduce the stalls**; Draw the pipeline schema showing all the data conflicts/dependencies.





Exe 3.3 Simple Pipelining: FWD Paths

Istr	CK1	CK2	CK3	CK4	CK5	CK6	CK7	CK8	CK9	CK10	CK11
I1											
I2											
I3											
I4											
I5											
Istr	CK12	CK13	CK14	CK15	CK16	CK17	CK18	CK19	CK20	CK21	CK22
I1											
I2											
I3											
I4											
I5											

I1: addi \$s3, \$s2, 2

I2: sub \$s4, \$s3, \$s1

I3: add \$s5, \$s4, \$s1

I4: lw \$s6, 4(\$s4)

I5: sub \$s7, \$s4, \$s6





Exe 3.1 Simple Pipelining: Conflicts

	Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
I1:	addi \$s3, \$s2, 2	F	D	Ε	M	W										
I2:	add \$s5, \$s4, \$s3		F	D	E	M	W									
	sw \$s5, 4(\$s3)			F	D	E	M	W								
I4:	sub \$s7, \$s5, \$s6				F	D	Ε	М	w							
15:	lw \$s6, 4(\$s7)					F	D	E	M	W						

Draw the pipeline schema showing all the conflicts/dependencies.
Solve the resulting RAW hazards without using rescheduling and path forwarding.





Exe 3.1 Simple Pipelining: Conflicts


	Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
I1:	addi <mark>\$s3</mark> , \$s2, 2	F	D	E	M	W										
I2:	add \$s5, \$s4, \$s3		F	D		M	W									
	sw \$s5, 4(\$s3)			F	Р	>	M	W								
I4:	sub \$s7, \$s5, \$s6				F	D	75	M	W							
15:	lw \$s6, 4(\$s7)						D	 	M	W						

Draw the pipeline schema showing all the conflicts/dependencies.
Solve the resulting RAW hazards without using rescheduling and path forwarding.





Exe 3.1 Simple Pipelining: Hazards



Draw the pipeline schema showing all the conflicts/dependencies.

Solve the resulting RAW hazards without using rescheduling and path forwarding.

RAW \$s3 I1-I2

RAW \$s3 I1-I3

RAW \$s5 I2-I3

RAW \$s5 I2-I4





Exe 3.1 Simple Pipelining: solve as is

	Instruction	C 1	C2	С3	C4	C 5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	addi \$s3, \$s2, 2	F	D	Е	М	W											
2	add \$s5, \$s4, \$s3		F	D	E	М	W										
3	sw \$s5, 4(\$s3)			F	D	E	М	W									
4	sub \$s7, \$s5, \$s6				F	D	Е	М	W								
5	lw \$s6, 4(\$s7)					F	D	Е	М	W							

RAW **\$s3** I1-I2

RAW **\$s3** I1-I3

RAW \$s5 12-13

RAW \$s5 I2-I4





Exe 3.1 Simple Pipelining: solve as is

	Instruction	C 1	C2	C3	C4	C 5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	addi \$s3, \$s2, 2	F	D	Е	M	W											
2	add \$s5, \$s4, \$s3		F	D(s)	D(s)	D	E	М	W								
3	sw \$s5, 4(\$s3)			F(s)	F(s)	F	D(s)	D(s)	D	Е	М	w					
4	sub \$s7, \$s5, \$s6						F(s)	F(s)	F	D	E	М	W				
5	lw \$s6, 4(\$s7)									F	D(s)	D(s)	D	E	M	W	

RAW **\$s3** I1-I2

RAW **\$s3** I1-I3

RAW \$s5 12-13

RAW \$s5 I2-I4





Exe 3.2 Simple Pipelining: Rescheduling

Reschedule the instructions to **reduce the stalls**; Draw the pipeline schema showing all the data conflicts/dependencies.





Exe 3.2 Simple Pipelining: Rescheduling

Reschedule the instructions to reduce the stalls; Draw the pipeline schema showing all the data conflicts/dependencies.

I1: addi \$s3, \$s2, 2

I2: add \$s5, \$s4, \$s3

I3: sw \$s5, 4(\$s3)

I4: sub \$s7, \$s5, \$s6

I5: lw \$s6, 4(\$s7)

RAW \$s3 I1-I2

RAW \$s3 I1-I3

RAW \$s5 I2-I3

RAW \$55 I2-I4





Exe 3.2 Simple Pipelining: Rescheduling

Reschedule the instructions to reduce the stalls; Draw the pipeline schema showing all the data conflicts/dependencies.

I1: addi \$s3, \$s2, 2
I2: add \$s5, \$s4, \$s3

→ I4: sub \$s7, \$s5, \$s6
I3: sw \$s5, 4(\$s3)
I5: lw \$s6, 4(\$s7)

RAW \$s3 I1-I2
RAW \$s3 I1-I3
RAW \$s5 I2-I3
RAW \$s5 I2-I4





Exe 3.2 Simple Pipelining : Rescheduling RAW

	Instruction	C1	C2	С3	C4	C 5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	addi <mark>\$s3</mark> , \$s2, 2	F	D	E	м	W											
2	add \$s5, \$s4, \$s3		F	D	E	M	W										
4	sub \$s7, \$s5, \$s6			F	D	E	M(W)								
3	sw \$s5, 4(\$s3)				F(D	E	M	W								
5	lw \$s6, 4(\$s7)					F(D	E	М	W							

RAW **\$s3** I1-I2

RAW **\$s3** I1-I3

RAW \$s5 12-13

RAW \$s5 I2-I4





Exe 3.2 Simple Pipelining : Rescheduling Execution

	Instruction	C1	C2	С3	C4	C 5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	addi \$s3, \$s2, 2	F	D	Е	M	W											
2	add \$s5, \$s4, \$s3		F	D(s)	D(s)	D	E	М	W								
4	sub \$s7, \$s5, \$s6			F(s)	F(s)	F	D(s)	D(s)	D	E	М	W					
3	sw \$s5, 4(\$s3)						F(s)	F(s)	F	D	E	М	W				
5	lw \$s6, 4(\$s7)									F	D(s)	D	E	M	W		

RAW **\$s3** I1-I2

RAW **\$s3** I1-I3


RAW \$s5 12-13

RAW \$s5 I2-I4





Exe 3.3: Forwarding paths



- MEM/EX path
- MEM/ID path
- MEM/MEM path

The forwarding paths have been included in the pipeline. Start from the code in (a) and draw the pipeline schema showing all the forwarding paths that have to be used to solve the hazards.





Exe 3.3 Simple Pipelining: FWD Paths

	Instruction	C 1	C2	С3	C4	C 5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	addi <mark>\$s3</mark> , \$s2, 2	F	D	Е	М	w											
2	add \$s5, \$s4, \$s3		F	(D	E	M	W										
3	sw \$s5, 4(\$s3)			F	D)E	M	w									
4	sub \$s7, \$s5, \$s6				F	D	E	M	W								
5	lw \$s6, 4(\$s7)					F(D	E	M	W							

RAW **\$s3** I1-I2

RAW **\$s3** I1-I3

RAW \$s5 12-13

RAW \$s5 I2-I4





Exe 3.3 Simple Pipelining: FWD Paths

																	FWD
	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	Path
1	addi \$s3, \$s2, 2	F	D	E	M,	W											
2	add \$s5, \$s4, \$s3		F	D	E	M	w										EX-EX
3	sw \$s5, 4(\$s3)			F	D	E	M	W									M-EX M-M
4	sub \$s7, \$s5, \$s6				F	D	E	M	W								M-EX
5	lw \$s6, 4(\$s7)					F	D	E	M	W							EX-EX

RAW **\$s3** I1-I2

RAW **\$s3** I1-I3

RAW \$s5 12-13

RAW \$s5 I2-I4







Thank you for your attention Questions?

Alessandro Verosimile <alessandro.verosimile@polimi.it>

Acknowledgements

Davide Conficconi, E. Del Sozzo, Marco D. Santambrogio, D. Sciuto Part of this material comes from:

- "Computer Organization and Design" and "Computer Architecture A Quantitative Approach" Patterson and Hennessy books
- News and paper cited throughout the lecture

and are properties of their respective owners



