

# Exercise Session 2

Pipelining, Static Branch Prediction, Dynamic Branch Prediction

Advanced Computer Architectures

Politecnico di Milano

March 12th, 2025

Alessandro Verosimile <alessandro.verosimile@polimi.it>



**POLITECNICO**  
MILANO 1863

POLITECNICO MILANO 1863  
**NECST**  
laboratory

# Recall: Pipeline performance

Pipeline CPI = Ideal pipeline CPI + Structural Stalls + Data Hazard Stalls + Control Stalls

**Ideal pipeline CPI:** measure of the maximum performance attainable by the implementation

**Structural hazards:** HW cannot support this combination of instructions

**Data hazards:** Instruction depends on result of prior instruction still in the pipeline

**Control hazards:** Caused by delay between the fetching of instructions and decisions about changes in control flow (branches, jumps, exceptions)

# Recall: Three Classes of Hazards

**Structural Hazards:** Attempt to use the same resource from different instructions simultaneously

*Example:* Single memory for instructions and data


**Data Hazards:** Attempt to use a result before it is ready

*Example:* Instruction depending on a result of a previous instruction still in the pipeline

**Control Hazards:** Attempt to make a decision on the next instruction to execute before the condition is evaluated

*Example:* Conditional branch execution

# Recall: Data Hazards possible solutions




sub **\$2**, \$1, \$3  
 and \$12, **\$2**, \$5  
 or \$13, \$6, \$2  
 add \$14, **\$2**, \$2  
 sw \$15, 100(**\$2**)  
 add \$4, \$10, \$11  
 and \$7, \$8, \$9  
 lw \$16, 100(\$18)  
 lw \$17, 200(\$19)



sub **\$2**, \$1, \$3  
 add \$4, \$10, \$11  
 and \$7, \$8, \$9  
 lw \$16, 100(\$18)  
 lw \$17, 200(\$19)  
 and \$12, **\$2**, \$5  
 or \$13, \$6, \$2  
 add \$14, **\$2**, \$2  
 sw \$15, 100(**\$2**)


# Recall: Data Hazards possible solutions





sub \$2, \$1, \$3  
and \$12, \$2, \$5  
or \$13, \$6, \$2  
add \$14, \$2, \$2  
sw \$15, 100(\$2)  
add \$4, \$10, \$11  
and \$7, \$8, \$9  
lw \$16, 100(\$18)  
lw \$17, 200(\$19)



sub \$2, \$1, \$3  
add \$4, \$10, \$11  
and \$7, \$8, \$9  
lw \$16, 100(\$18)  
lw \$17, 200(\$19)  
and \$12, \$2, \$5  
or \$13, \$6, \$2  
add \$14, \$2, \$2  
sw \$15, 100(\$2)




# Recall: Pipelining and Forwarding




- EX/EX path
- MEM/EX path
- MEM/ID path
- MEM/MEM path

# Exe 3 : Pipelining




# Exe : Pipelining



i1: add \$t1, \$t0, \$t1  
i2: add \$t2, \$t1, \$t2  
i3: subi \$t0, \$t2, 1  
i4: sw \$t0, 0x00BB(\$t2)  
i5: beq \$t0, \$t2, 0x0089



# Exe : Pipelining



i1: add \$t1, \$t0, \$t1  
 i2: add \$t2, \$t1, \$t2  
 i3: subi \$t0, \$t2, 1  
 i4: sw \$t0, 0x00BB(\$t2)  
 i5: beq \$t0, \$t2, 0x0089

IF	ID	EX	ME	WB
Instruction Fetch	Instruction Decode	Execution	Memory Access	Write Back

ALU Instructions: **op \$x, \$y, \$z**

Instr. Fetch & PC Increm.	Read of Source Regs. \$y and \$z	ALU Op. (\$y op \$z)		Write Back Destinat. Reg. \$x
---------------------------	----------------------------------	----------------------	--	-------------------------------

Load Instructions: **lw \$x, offset(\$y)**

Instr. Fetch & PC Increm.	Read of Base Reg. \$y	ALU Op. (\$y+offset)	Read Mem. M(\$y+offset)	Write Back Destinat. Reg. \$x
---------------------------	-----------------------	----------------------	-------------------------	-------------------------------


Store Instructions: **sw \$x, offset(\$y)**

Instr. Fetch & PC Increm.	Read of Base Reg. \$y & Source \$x	ALU Op. (\$y+offset)	Write Mem. M(\$y+offset)	
---------------------------	------------------------------------	----------------------	--------------------------	--

Conditional Branches: **beq \$x, \$y, offset**

Instr. Fetch & PC Increm.	Read of Source Regs. \$x and \$y	ALU Op. (\$x-\$y) & (PC+4+offset)	Write PC	
---------------------------	----------------------------------	-----------------------------------	----------	--


# Exe : Pipelining



i1: add \$t1, \$t0, \$t1  
i2: add \$t2, \$t1, \$t2  
i3: subi \$t0, \$t2, 1  
i4: sw \$t0, 0x00BB(\$t2)  
i5: beq \$t0, \$t2, 0x0089

- **No forwarding** paths
- RF access **R/W optimization**
- **Control Hazard** solved in ID

# Exe : Pipelining



i1: add \$t1, \$t0, \$t1  
i2: add \$t2, \$t1, \$t2  
i3: subi \$t0, \$t2, 1  
i4: sw \$t0, 0x00BB(\$t2)  
i5: beq \$t0, \$t2, 0x0089

- **No forwarding** paths
  - RF access **R/W optimization**
  - **Control Hazard** solved in **ID**
- 1) **Define all conflicts/dependencies.** For each of them indicate **whether** it causes an **hazard** and the **theoretical** amount of **stalls**
  - 2) Draw the effective **pipeline schema**
  - 3) Assuming EX/EX, MEM/EX, and MEM/MEM **forwarding paths** available + 2)
  - 4) **Assuming** EX/ID + 3)

# Exe 3.1 : Dependencies & Hazards

i1: add \$t1, \$t0, \$t1  
i2: add \$t2, \$t1, \$t2  
i3: subi \$t0, \$t2, 1  
i4: sw \$t0, 0x00BB(\$t2)  
i5: beq \$t0, \$t2, 0x0089

Instr. #	Dependency on Instr. #	Register involved	Hazard (yes/no)	# of stalls (theoretical)

# Exe 3.1 : Dependencies & Hazards

i1: add \$t1, \$t0, \$t1  
i2: add \$t2, \$t1, \$t2  
i3: subi \$t0, \$t2, 1  
i4: sw \$t0, 0x00BB(\$t2)  
i5: beq \$t0, \$t2, 0x0089

Instr. #	Dependency on Instr. #	Register involved	Hazard (yes/no)	# of stalls (theoretical)
i2	i1	\$t1	yes	2

# Exe 3.1 : Dependencies & Hazards

i1: add \$t1, \$t0, \$t1  
i2: add \$t2, \$t1, \$t2  
i3: subi \$t0, \$t2, 1  
i4: sw \$t0, 0x00BB(\$t2)  
i5: beq \$t0, \$t2, 0x0089

Instr. #	Dependency on Instr. #	Register involved	Hazard (yes/no)	# of stalls (theoretical)
i2	i1	\$t1	yes	2
i3	i2	\$t2	yes	2

# Exe 3.1 : Dependencies & Hazards

**i1: add \$t1, \$t0, \$t1**  
**i2: add \$t2, \$t1, \$t2**  
**i3: subi \$t0, \$t2, 1**  
**i4: sw \$t0, 0x00BB(\$t2)**  
**i5: beq \$t0, \$t2, 0x0089**

Instr. #	Dependency on Instr. #	Register involved	Hazard (yes/no)	# of stalls (theoretical)
i2	i1	\$t1	yes	2
i3	i2	\$t2	yes	2
i4	i2	\$t2	yes	1

# Exe 3.1 : Dependencies & Hazards

**i1: add \$t1, \$t0, \$t1**  
**i2: add \$t2, \$t1, \$t2**  
**i3: subi \$t0, \$t2, 1**  
**i4: sw \$t0, 0x00BB(\$t2)**  
**i5: beq \$t0, \$t2, 0x0089**

Instr. #	Dependency on Instr. #	Register involved	Hazard (yes/no)	# of stalls (theoretical)
i2	i1	\$t1	yes	2
i3	i2	\$t2	yes	2
i4	i2	\$t2	yes	1
i4	i3	\$t0	yes	2



# Exe 3.1 : Dependencies & Hazards

**i1: add \$t1, \$t0, \$t1**  
**i2: add \$t2, \$t1, \$t2**  
**i3: subi \$t0, \$t2, 1**  
**i4: sw \$t0, 0x00BB(\$t2)**  
**i5: beq \$t0, \$t2, 0x0089**


Instr. #	Dependency on Instr. #	Register involved	Hazard (yes/no)	# of stalls (theoretical)
i2	i1	\$t1	yes	2
i3	i2	\$t2	yes	2
i4	i2	\$t2	yes	1
i4	i3	\$t0	yes	2
i5	i2	\$t2	no	0

# Exe 3.1 : Dependencies & Hazards

**i1: add \$t1, \$t0, \$t1**  
**i2: add \$t2, \$t1, \$t2**  
**i3: subi \$t0, \$t2, 1**  
**i4: sw \$t0, 0x00BB(\$t2)**  
**i5: beq \$t0, \$t2, 0x0089**

Instr. #	Dependency on Instr. #	Register involved	Hazard (yes/no)	# of stalls (theoretical)
i2	i1	\$t1	yes	2
i3	i2	\$t2	yes	2
i4	i2	\$t2	yes	1
i4	i3	\$t0	yes	2
i5	i2	\$t2	no	0
i5	i3	\$t0	yes	1


# Exe 3.2 : Pipeline Schema



CC 0

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1																
2	add \$t2, \$t1, \$t2																
3	subi \$t0, \$t2, 1																
4	sw \$t0, 0x00BB(\$t2)																
5	beq \$t0, \$t2, 0x0089																


# Exe 3.2 : Pipeline Schema



CC 1

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF															
2	add \$t2, \$t1, \$t2																
3	subi \$t0, \$t2, 1																
4	sw \$t0, 0x00BB(\$t2)																
5	beq \$t0, \$t2, 0x0089																


# Exe 3.2 : Pipeline Schema



CC 2

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID														
2	add \$t2, \$t1, \$t2		IF														
3	subi \$t0, \$t2, 1																
4	sw \$t0, 0x00BB(\$t2)																
5	beq \$t0, \$t2, 0x0089																


# Exe 3.2 : Pipeline Schema



CC 3

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX													
2	add \$t2, \$t1, \$t2		IF	ID(s)													
3	subi \$t0, \$t2, 1			IF(s)													
4	sw \$t0, 0x00BB(\$t2)																
5	beq \$t0, \$t2, 0x0089																


# Exe 3.2 : Pipeline Schema



CC 4

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M												
2	add \$t2, \$t1, \$t2		IF	ID(s)	ID(s)												
3	subi \$t0, \$t2, 1			IF(s)	IF(s)												
4	sw \$t0, 0x00BB(\$t2)																
5	beq \$t0, \$t2, 0x0089																

# Exe 3.2 : Pipeline Schema




CC 5

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID(s)	ID(s)	ID											
3	subi \$t0, \$t2, 1			IF(s)	IF(s)	IF											
4	sw \$t0, 0x00BB(\$t2)																
5	beq \$t0, \$t2, 0x0089																




# Exe 3.2 : Pipeline Schema



CC 6

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID(s)	ID(s)	ID	EX										
3	subi \$t0, \$t2, 1			IF(s)	IF(s)	IF	ID(s)										
4	sw \$t0, 0x00BB(\$t2)						IF(s)										
5	beq \$t0, \$t2, 0x0089																


# Exe 3.2 : Pipeline Schema



CC 8

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID(s)	ID(s)	ID	EX	M	WB								
3	subi \$t0, \$t2, 1			IF(s)	IF(s)	IF	ID(s)	ID(s)	ID								
4	sw \$t0, 0x00BB(\$t2)						IF(s)	IF(s)	IF								
5	beq \$t0, \$t2, 0x0089																


# Exe 3.2 : Pipeline Schema



CC 9

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID(s)	ID(s)	ID	EX	M	WB								
3	subi \$t0, \$t2, 1			IF(s)	IF(s)	IF	ID(s)	ID(s)	ID	EX							
4	sw \$t0, 0x00BB(\$t2)						IF(s)	IF(s)	IF	ID(s)							
5	beq \$t0, \$t2, 0x0089									IF(s)							


# Exe 3.2 : Pipeline Schema



CC 10

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID(s)	ID(s)	ID	EX	M	WB								
3	subi \$t0, \$t2, 1			IF(s)	IF(s)	IF	ID(s)	ID(s)	ID	EX	M						
4	sw \$t0, 0x00BB(\$t2)						IF(s)	IF(s)	IF	ID(s)	ID(s)						
5	beq \$t0, \$t2, 0x0089									IF(s)	IF(s)						


# Exe 3.2 : Pipeline Schema



CC 11

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID(s)	ID(s)	ID	EX	M	WB								
3	subi \$t0, \$t2, 1			IF(s)	IF(s)	IF	ID(s)	ID(s)	ID	EX	M	WB					
4	sw \$t0, 0x00BB(\$t2)						IF(s)	IF(s)	IF	ID(s)	ID(s)	ID					
5	beq \$t0, \$t2, 0x0089									IF(s)	IF(s)	IF					


# Exe 3.2 : Pipeline Schema



CC 15


	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID(s)	ID(s)	ID	EX	M	WB								
3	subi \$t0, \$t2, 1			IF(s)	IF(s)	IF	ID(s)	ID(s)	ID	EX	M	WB					
4	sw \$t0, 0x00BB(\$t2)						IF(s)	IF(s)	IF	ID(s)	ID(s)	ID	EX	M	WB		
5	beq \$t0, \$t2, 0x0089									IF(s)	IF(s)	IF	ID	EX	M	WB	

# Exe 3.3 : Forwarding Paths



	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1																
2	add \$t2, \$t1, \$t2																
3	subi \$t0, \$t2, 1																
4	sw \$t0, 0x00BB(\$t2)																
5	beq \$t0, \$t2, 0x0089																


# Recall MIPS with Forwarding



- EX/EX path
- MEM/EX path
- MEM/ID path
- MEM/MEM path




# Exe 3.3 : Forwarding Paths




	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2																
3	subi \$t0, \$t2, 1																
4	sw \$t0, 0x00BB(\$t2)																
5	beq \$t0, \$t2, 0x0089																

# Exe 3.3 : Forwarding Paths




	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID	EX	M	WB										
3	subi \$t0, \$t2, 1																
4	sw \$t0, 0x00BB(\$t2)																
5	beq \$t0, \$t2, 0x0089																

# Exe 3.3 : Forwarding Paths




	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID	EX	M	WB										
3	subi \$t0, \$t2, 1			IF	ID	EX	M	WB									
4	sw \$t0, 0x00BB(\$t2)																
5	beq \$t0, \$t2, 0x0089																

# Exe 3.3 : Forwarding Paths




	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID	EX	M	WB										
3	subi \$t0, \$t2, 1			IF	ID	EX	M	WB									
4	sw \$t0, 0x00BB(\$t2)				IF	ID	EX	M	WB								
5	beq \$t0, \$t2, 0x0089																

# Exe 3.3 : Forwarding Paths




	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID	EX	M	WB										
3	subi \$t0, \$t2, 1			IF	ID	EX	M	WB									
4	sw \$t0, 0x00BB(\$t2)				IF	ID	EX	M	WB								
5	beq \$t0, \$t2, 0x0089																

# Exe 3.3 : Forwarding Paths




	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID	EX	M	WB										
3	subi \$t0, \$t2, 1			IF	ID	EX	M	WB									
4	sw \$t0, 0x00BB(\$t2)				IF	ID	EX	M	WB								
5	beq \$t0, \$t2, 0x0089					IF	ID(s)	ID	EX	M	WB						

# Exe 3.4 : Forwarding Paths + EX/ID



	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1																
2	add \$t2, \$t1, \$t2																
3	subi \$t0, \$t2, 1																
4	sw \$t0, 0x00BB(\$t2)																
5	beq \$t0, \$t2, 0x0089																


# Exe 3.4 : Forwarding Paths + EX/ID



	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID	EX	M	WB										
3	subi \$t0, \$t2, 1			IF	ID	EX	M	WB									
4	sw \$t0, 0x00BB(\$t2)				IF	ID	EX	M	WB								
5	beq \$t0, \$t2, 0x0089																



# Exe 3.4 : Forwarding Paths + EX/ID



	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID	EX	M	WB										
3	subi \$t0, \$t2, 1			IF	ID	EX	M	WB									
4	sw \$t0, 0x00BB(\$t2)				IF	ID	EX	M	WB								
5	beq \$t0, \$t2, 0x0089					IF	ID	EX	M	WB							

# Recall: Three Classes of Hazards

**Structural Hazards:** Attempt to use the same resource from different instructions simultaneously

*Example:* Single memory for instructions and data

**Data Hazards:** Attempt to use a result before it is ready

*Example:* Instruction depending on a result of a previous instruction still in the pipeline

**Control Hazards:** Attempt to make a decision on the next instruction to execute before the condition is evaluated

*Example:* Conditional branch execution

# Recall: Static Branch Prediction Techniques


Branch Always Not Taken (Predicted-Not-Taken)

Branch Always Taken (Predicted-Taken)


Backward Taken Forward Not Taken (BTFNT)

Profile-Driven Prediction

Delayed Branch




# Exe 3.4 : Pipeline Schema+Static BP



CC 15

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID(s)	ID(s)	ID	EX	M	WB								
3	subi \$t0, \$t2, 1			IF(s)	IF(s)	IF	ID(s)	ID(s)	ID	EX	M	WB					
4	sw \$t0, 0x00BB(\$t2)						IF(s)	IF(s)	IF	ID(s)	ID(s)	ID	EX	M	WB		
5	beq \$t0, \$t2, 0x0089									IF(s)	IF(s)	IF	ID	EX	M	WB	
6	<b><u>NEW INSTRUCTION</u></b>																


# Exe 3.4 : Pipeline Schema+Static BP



CC 15

	Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1	add \$t1, \$t0, \$t1	IF	ID	EX	M	WB											
2	add \$t2, \$t1, \$t2		IF	ID(s)	ID(s)	ID	EX	M	WB								
3	subi \$t0, \$t2, 1			IF(s)	IF(s)	IF	ID(s)	ID(s)	ID	EX	M	WB					
4	sw \$t0, 0x00BB(\$t2)						IF(s)	IF(s)	IF	ID(s)	ID(s)	ID	EX	M	WB		
5	beq \$t0, \$t2, 0x0089									IF(s)	IF(s)	IF	ID	EX	M	WB	
6	<b><u>NEW INSTRUCTION</u></b>																

**Conditional Branches: beq \$x, \$y, offset**







# Recall: Three Classes of Hazards

**Structural Hazards:** Attempt to use the same resource from different instructions simultaneously

*Example:* Single memory for instructions and data


**Data Hazards:** Attempt to use a result before it is ready

*Example:* Instruction depending on a result of a previous instruction still in the pipeline

**Control Hazards:** Attempt to make a decision on the next instruction to execute before the condition is evaluated

*Example:* Conditional branch execution

# Recall: Dynamic Branch Prediction





# Dynamic Branch Predictor

- Describe (the answer has to be effectively supported) a 1-BHT and a 2-BHT able to execute the following assembly code (R0 is set to 2000, R1 is set to 0)

```
LOOP:      LD      F1      0      R0
           ADDD    F2      F1     F1
           ADDI    R1      R1     100
LOOP2:     MULTD   F2      F2     F1
           SUBI    R1      R1     1
           BNEZ    R1      LOOP2
           SUBI    R0      R0     2
           BNEZ    R0      LOOP
```

- The obtained result, in terms of mispredictions, is inline with theoretical characteristics of the two predictors? Please effectively support your answer.

# A First Consideration

LOOP:	LD	F1	0	R0
	ADDD	F2	F1	F1
	ADDI	R1	R1	100
LOOP2:	MULTD	F2	F2	F1
	SUBI	R1	R1	1
	BNEZ	R1	LOOP2	
	SUBI	R0	R0	2
	BNEZ	R0	LOOP	

# How many iterations?

R0 is set to 2000

R1 is set to 0

LOOP:	LD	F1	0	R0
	ADDD	F2	F1	F1
	ADDI	R1	R1	100
LOOP2:	MULTD	F2	F2	F1
	SUBI	R1	R1	1
	BNEZ	R1	LOOP2	
	SUBI	R0	R0	2
	BNEZ	R0	LOOP	

# How many iterations?

R0 is set to 2000

R1 is set to 0

```
LOOP:      LD      F1      0      R0
           ADDD    F2      F1     F1
           ADDI    R1      R1     100

LOOP2:     MULTD   F2      F2     F1
           SUBI    R1      R1     1
           BNEZ    R1      LOOP2
           SUBI    R0      R0     2
           BNEZ    R0      LOOP
```

**LOOP2**  
**@T0 100 iterations**

# How many iterations?

R0 is set to 2000

R1 is set to 0

LOOP:	LD	F1	0	R0
	ADDD	F2	F1	F1
	ADDI	R1	R1	100
LOOP2:	MULTD	F2	F2	F1
	SUBI	R1	R1	1
	BNEZ	R1	LOOP2	
	SUBI	R0	R0	2
	BNEZ	R0	LOOP	

LOOP2  
@T0 100 iterations


LOOP  
1000 iterations

# 1 bit - BHT

LOOP:	LD	F1	0	R0
	ADDD	F2	F1	F1
	ADDI	R1	R1	100
LOOP2:	MULTD	F2	F2	F1
	SUBI	R1	R1	1
	BNEZ	R1	LOOP2	
	SUBI	R0	R0	2
	BNEZ	R0	LOOP	

R0 is set to 2000

R1 is set to 0




# 1 bit - BHT

LOOP:	LD	F1	0	R0
	ADDD	F2	F1	F1
	ADDI	R1	R1	100
LOOP2:	MULTD	F2	F2	F1
	SUBI	R1	R1	1
	BNEZ	R1	LOOP2	
	SUBI	R0	R0	2
	BNEZ	R0	LOOP	


R0 is set to 2000

R1 is set to 0



**n-bit Branch Address**

**1-BHT**



**k-bit Branch Address**

**k-bit Branch Address:**  
Collide  
Not collide


# 1bit - BHT - Not Collide

```

LOOP:    LD      F1      0      R0
         ADDD    F2      F1      F1
         ADDI    R1      R1      100
LOOP2:   MULTD   F2      F2      F1
         SUBI    R1      R1      1
         BNEZ    R1      LOOP2
         SUBI    R0      R0      2
         BNEZ    R0      LOOP
    
```

R0 is set to 2000

R1 is set to 0



Let us consider that the branch addresses do not collide

	1-BHT	1-BHT	1-BHT	1-BHT
LOOP:				
LOOP2:	T	T	NT	NT
	T	NT	T	NT




# 1bit - BHT Misprediction

```

LOOP:    LD      F1      0      R0
         ADDD    F2      F1     F1
         ADDI    R1      R1     100
LOOP2:   MULTD   F2      F2     F1
         SUBI    R1      R1      1
         BNEZ    R1      LOOP2
         SUBI    R0      R0      2
         BNEZ    R0      LOOP
    
```

R0 is set to 2000


R1 is set to 0



Let us consider that the branch addresses do not collide

LOOP2  
100 iterations

LOOP  
1000 iterations




# 1bit - BHT Misprediction

LOOP: LD F1 0 R0  
 ADDD F2 F1 F1  
 ADDI R1 R1 100  
 LOOP2: MULTD F2 F2 F1  
 SUBI R1 R1 1  
*NT* BNEZ R1 LOOP2  
 SUBI R0 R0 2  
*T* BNEZ R0 LOOP

R0 is set to 2000

R1 is set to 0



Let us consider that the branch addresses do not collide

LOOP2  
 100 iterations

LOOP  
 1000 iterations

	1-BHT	1-BHT	1-BHT	1-BHT
LOOP:				
LOOP2:	T	T	NT	NT
	T	NT	T	NT
	1 +	1 +		
	1 + (1000-1) * 2	1000 * 2		


# 1bit - BHT Misprediction

```

LOOP:    LD      F1      0      R0
         ADDD    F2      F1     F1
         ADDI    R1      R1     100
LOOP2:   MULTD   F2      F2     F1
         SUBI    R1      R1     1
         BNEZ    R1      LOOP2
         SUBI    R0      R0     2
         BNEZ    R0      LOOP
    
```

R0 is set to 2000

R1 is set to 0



Let us consider that the branch addresses do not collide

LOOP2  
100 iterations

LOOP  
1000 iterations

	1-BHT	1-BHT	1-BHT	1-BHT
LOOP:				
LOOP2:	T	T	NT	NT
	T	NT	T	NT
	1 +	1 +	2 +	
	1 + (1000-1) * 2	1000 * 2	1 + (1000-1) * 2	


# 1bit - BHT Misprediction

```

LOOP:    LD      F1      0      R0
         ADDD    F2      F1     F1
         ADDI    R1      R1     100
LOOP2:   MULTD   F2      F2     F1
         SUBI    R1      R1      1
         BNEZ    R1      LOOP2
         SUBI    R0      R0      2
         BNEZ    R0      LOOP
    
```

R0 is set to 2000

R1 is set to 0



Let us consider that the branch addresses do not collide

**LOOP2**  
100 iterations

**LOOP**  
1000 iterations

	1-BHT	1-BHT	1-BHT	1-BHT
LOOP:				
LOOP2:				
	T	T	NT	NT
	T	NT	T	NT
	1 +	1 +	2 +	2 +
	1 + (1000-1) * 2	1000 * 2	1 + (1000-1) * 2	1000 * 2


# 1 bit - BHT - Collision

```

LOOP:    LD      F1      0      R0
         ADDD    F2      F1     F1
         ADDI    R1      R1     100
LOOP2:   MULTD   F2      F2     F1
         SUBI    R1      R1      1
         BNEZ    R1      LOOP2
         SUBI    R0      R0      2
         BNEZ    R0      LOOP
    
```

R0 is set to 2000

R1 is set to 0



Let us consider that the branch addresses do collide

**LOOP2**  
100 iterations

**1-BHT**



**1-BHT**



**LOOP**  
1000 iterations


# 1bit - BHT - Misprediction

```

LOOP:    LD      F1      0      R0
         ADDD    F2      F1     F1
         ADDI    R1      R1     100
LOOP2:   MULTD   F2      F2     F1
         SUBI    R1      R1      1
         BNEZ    R1      LOOP2
         SUBI    R0      R0      2
         BNEZ    R0      LOOP
    
```

R0 is set to 2000


R1 is set to 0



Let us consider that the branch addresses do collide

LOOP2  
100 iterations

**1-BHT**



**1-BHT**



$$(1+1) * (1000-1) + 1$$

LOOP  
1000 iterations


# 1bit - BHT - Misprediction

```

LOOP:    LD      F1      0      R0
         ADDD    F2      F1     F1
         ADDI    R1      R1     100
LOOP2:   MULTD   F2      F2     F1
         SUBI    R1      R1      1
         BNEZ    R1      LOOP2
         SUBI    R0      R0      2
         BNEZ    R0      LOOP
    
```

R0 is set to 2000


R1 is set to 0



Let us consider that the branch addresses do collide

LOOP2  
100 iterations

**1-BHT**



$$(1+1) * (1000-1) + 1$$

**1-BHT**



$$1 + (1+1) * (1000-1) + 1$$


LOOP  
1000 iterations

# 2bit - BHT - Not Collide

LOOP:	LD	F1	0	R0
	ADDD	F2	F1	F1
	ADDI	R1	R1	100
LOOP2:	MULTD	F2	F2	F1
	SUBI	R1	R1	1
	BNEZ	R1	LOOP2	
	SUBI	R0	R0	2
	BNEZ	R0	LOOP	

R0 is set to 2000

R1 is set to 0



Let us consider that the branch addresses do not collide

## 1-BHT

LOOP:  
LOOP2:

LOOP:	11
LOOP2:	11




# 2bit - BHT - Not Collide

LOOP:	LD	F1	0	R0
	ADDD	F2	F1	F1
	ADDI	R1	R1	100
LOOP2:	MULTD	F2	F2	F1
	SUBI	R1	R1	1
	BNEZ	R1	LOOP2	
	SUBI	R0	R0	2
	BNEZ	R0	LOOP	

R0 is set to 2000

R1 is set to 0



Let us consider that the branch addresses do not collide

## 1-BHT

LOOP:  
LOOP2:

11
11

$$1 + (1000) * 1$$


# 2bit - BHT - Not Collide

```

LOOP:    LD      F1      0      R0
         ADDD    F2      F1     F1
         ADDI    R1      R1     100
LOOP2:   MULTD   F2      F2     F1
         SUBI    R1      R1      1
         BNEZ    R1      LOOP2
         SUBI    R0      R0      2
         BNEZ    R0      LOOP
    
```

R0 is set to 2000

R1 is set to 0



Let us consider that the branch addresses do not collide

## 1-BHT

```

LOOP:
LOOP2:
    
```

11
11

$$1 + (1000) * 1$$


# 2bit - BHT - Not Collide

```

LOOP:    LD      F1      0      R0
         ADDD    F2      F1      F1
         ADDI    R1      R1      100
LOOP2:   MULTD   F2      F2      F1
         SUBI    R1      R1      1
         BNEZ    R1      LOOP2
         SUBI    R0      R0      2
         BNEZ    R0      LOOP
    
```

R0 is set to 2000

R1 is set to 0



Let us consider that the branch addresses do collide

**1-BHT**

11


# 2bit - BHT - Not Collide

```

LOOP:    LD      F1      0      R0
         ADDD    F2      F1      F1
         ADDI    R1      R1      100
LOOP2:   MULTD   F2      F2      F1
         SUBI    R1      R1      1
         BNEZ    R1      LOOP2
         SUBI    R0      R0      2
         BNEZ    R0      LOOP
    
```


R0 is set to 2000

R1 is set to 0



Let us consider that the branch addresses do collide

**1-BHT**



$$1 + (1000) * 1$$

# Thank you for your attention

## Questions?

Alessandro Verosimile <alessandro.verosimile@polimi.it>

### Acknowledgements

Davide Conficconi, E. Del Sozzo, Marco D. Santambrogio, D. Sciuto

Part of this material comes from:

- “Computer Organization and Design” and “Computer Architecture A Quantitative Approach” Patterson and Hennessy books
- News and paper cited throughout the lecture

and are **properties of their respective owners**