



BACHELOR OF SCIENCE IN ENGINEERING SECOND SEMESTER EXAMINATIONS: 2014/2015 CPEN 202 COMPUTER SYSTEMS DESIGN (2 Credits)

INSTRUCTIONS: Answer ANY five (5) questions. TIME ALLOWED: TWO (2) HOURS

Q1.	(i) (ii) (iii)	Explain how Component and Signal are used to code the circuit is (2 N	n produces NAND-Gates Marks)
Q2.	(i) (ii) (iii) (iv)	Outline the steps in designing a synchronous sequential machine Draw and label the general block diagram of a synchronous sequential Using either D-Type or JK flip-flops and any logic gates, design error-checking circuit to detect the presence of the sequence 110 flow of binary data. Indicate the type of machine that Q2 (iii) represents in computer	ential machine. (2 Marks) a synchronous in a serial (11 Marks)
Q3.	(i) (ii) (iii)	From first principles, design a full Adder. Illustrate how an 8-bit Adder may be constructed. Write a VHDL code to implement the 8-bit Adder.	(5 Marks) (5 Marks) (10 Marks)
Q4.	(i) (ii) (iii)	Jsing NAND-Gates draw and explain a two input asynchronous sequential ircuit $Y = AB + By$ (5 Marks) If the feedback path is disconnected draw an excitation map and a flow table for Y in Q4(i). (10 Marks) Oraw and explain the state diagram for Q4 (i) above. (5 Marks)	

Page 1 of 2 EXAMINER: PROSPER AFRIYIE

- Q5. (i) Explain the usefulness of a 74F85 4-bit comparator chip. (2 Marks)
 - (ii) Draw the IEC/IEEE symbol of 74F85 4-bit comparator chip. (3 Marks)
 - (iii) Draw the 4-bit magnitude comparator logic diagram. (5 Marks)
 - (iv) Write a VHDL code to implement the comparator logic in Q5 (iii). (8 Marks)
 - (v) Explain the technique you would use to increase the number of 4-bit comparators.

 (2 Marks)
- Q6. (i) With the help of specific diagrams, discuss hazard in systems design. Illustrate your answers with specific examples. (10 Marks)
 - (ii) Find the hazard-free minimum cost implementation of the function $f(X_1, X_2, X_3, X_4) = \sum_{i=1}^{n} (0, 4, 11, 13, 15) + d(2, 3, 5, 10)$. (10 Marks)