

Name: Yousef Wael Mahmoud Alkattan

PROJECT1: DSP48A1

1. Design

Input & Output & Internal Registers

```
module DSP2 (clk,A,B,D,BCIN,C,PCIN,CARRYIN,OPMODE,CEA, CEB, CEC, CED, CEM, CEP,CECARRYIN, CEOPMODE,
RSTA,RSTB,RSTC,RSTD,RSTM,RSTP,RSTCARRYIN, RSTOPMODE,P,PCOUT,M,CARRYOUT, CARRYOUTF,BCOUT);

parameter A0REG=0;parameter A1REG=1;
parameter B0REG=0;parameter B1REG=1;

parameter CREG=1;parameter DREG=1;
parameter MREG=1;parameter PREG=1;
parameter CARRYINREG=1;parameter CARRYOUTREG=1;
parameter OPMODEREG=1;
parameter CARRYINSEL = "OPMODE5";
parameter B_INPUT = "DIRECT";
parameter RSTTYPE = "SYNC";

input clk;
input [17:0] A, B, D, BCIN;
input [47:0] C, PCIN;
input CARRYIN;
input [7:0] OPMODE;
input CEA, CEB, CEC, CED, CEP; //clock enable input ports
input CEM, CECARRYIN, CEOPMODE; //clock enable for multiplier,carryin,opmode
input RSTA, RSTB, RSTC, RSTD, RSTM, RSTP; //reset input ports
input RSTCARRYIN, RSTOPMODE;
output [47:0] P, PCOUT;
output [35:0] M;
output CARRYOUT, CARRYOUTF;
output [17:0] BCOUT;

    // Internal registers
reg CARRY0,CARRYOUT0;
reg [47:0] Z;
reg [47:0] X;
reg [17:0] BIN;
wire [17:0] A0, B0, D0, A1, B1;
wire [47:0] C0;
wire [7:0] OPMODE0;
wire CIN;

reg [17:0] preadder_out;
wire [35:0] multiplier_out;
reg [47:0] postadder_out;
```

```

// Pipeline stage instances
PipelineRegister #(18, A0REG, RSTTYPE) A_stage0 (.clk(clk), .rst(RSTA), .ce(CEA), .d_in(A), .d_out(A0));
PipelineRegister #(18, A1REG, RSTTYPE) A_stage1 (.clk(clk), .rst(RSTA), .ce(CEA), .d_in(A0), .d_out(A1));

PipelineRegister #(18, B0REG, RSTTYPE) B_stage0 (.clk(clk), .rst(RSTB), .ce(CEB), .d_in(BIN), .d_out(B0));
PipelineRegister #(18, B1REG, RSTTYPE) B_stage1 (.clk(clk), .rst(RSTB), .ce(CEB), .d_in(preadder_out), .d_out(B1));

PipelineRegister #(48, CREG, RSTTYPE) C_stage (.clk(clk), .rst(RSTC), .ce(CEC), .d_in(C), .d_out(C0));
PipelineRegister #(18, DREG, RSTTYPE) D_stage (.clk(clk), .rst(RSTD), .ce(CED), .d_in(D), .d_out(D0));
PipelineRegister #(8, OPMODEREG, RSTTYPE) OPMODE_stage (.clk(clk), .rst(RSTOPMODE), .ce(CEOPMODE), .d_in(OPMODE), .d_out(OPMODE0));
PipelineRegister #(1, CARRYINREG, RSTTYPE) CARRYIN_stage (.clk(clk), .rst(RSTCARRYIN), .ce(CECARRYIN), .d_in(CARRY0), .d_out(CIN));
PipelineRegister #(36, MREG, RSTTYPE) M_stage (.clk(clk), .rst(RSTM), .ce(CEM), .d_in(multiplier_out), .d_out(M));
PipelineRegister #(48, PREG, RSTTYPE) P_stage (.clk(clk), .rst(RSTP), .ce(CEP), .d_in(postadder_out), .d_out(P));
PipelineRegister #(1, CARRYINREG, RSTTYPE) CARRYOUT_stage (.clk(clk), .rst(RSTCARRYIN), .ce(CECARRYIN), .d_in(CARRYOUT0), .d_out(CARRYOUT));

```

Arithmetic Block

```

// Arithmetic operations
always @(*) begin
    case (OPMODE0[4])
        1'b0: preadder_out = B0;
        1'b1:
            if(OPMODE0[6]) preadder_out = D0 - B0;
            else preadder_out = D0 + B0;
        endcase

    case (OPMODE0[1:0])
        2'b00: X = 48'b0;
        2'b01: X = {12'b0,M};
        2'b10: X = P;
        2'b11: X = {D0[11:0], A1, B1};
        endcase

    case (OPMODE0[3:2])
        2'b00: Z = 48'b0;
        2'b01: Z = PCIN;
        2'b10: Z = P;
        2'b11: Z = C0;
        endcase

    case (OPMODE0[7])
        1'b0: {CARRYOUT0,postadder_out} = Z + (X + CIN);
        1'b1: {CARRYOUT0,postadder_out} = Z - (X + CIN);
        endcase

    if (CARRYINSEL == "OPMODE5")CARRY0 = OPMODE0[5];
    else if (CARRYINSEL == "CARRYIN")CARRY0 = CARRYIN;
    else CARRY0 = 1'b0; // Default case

    if (B_INPUT == "DIRECT")BIN = B;
    else if (B_INPUT == "CASCADE")BIN = BCIN;
    else BIN = 18'b0; // Default case

end

```

```
// Multiplier logic
assign multiplier_out = B1 * A1;
```

```
assign CARRYOUTF = CARRYOUT;
assign BCOUT = B1;
assign PCOUT = P;
```

```
endmodule
|
```

Register

```
module PipelineRegister #(parameter WIDTH = 18,parameter DREG=1, parameter RSTTYPE = "SYNC") (
    input clk,
    input rst,
    input ce,
    input [WIDTH-1:0] d_in,
    output [WIDTH-1:0] d_out
);
    reg [WIDTH-1:0] d_temp;
    generate
        if (RSTTYPE == "ASYN") begin
            always @(posedge clk or posedge rst) begin
                if (rst) d_temp <= 0;
                else if (ce) d_temp <= d_in;
            end
        end
        else begin // SYNC
            always @(posedge clk) begin
                if (rst) d_temp <= 0;
                else if (ce) d_temp <= d_in;
            end
        end
    endgenerate

    assign d_out = (DREG)? d_temp : d_in;
endmodule
```

2. Testbench

```
module DSP48A1_tb;

parameter A0REG=0;parameter A1REG=1;
parameter B0REG=0;parameter B1REG=1;

parameter CREG=1;parameter DREG=1;
parameter MREG=1;parameter PREG=1;
parameter CARRYINREG=1;parameter CARRYOUTREG=1;
parameter OPMODEREG=1;
parameter CARRYINSEL = "OPMODE5";
parameter B_INPUT = "DIRECT";
parameter RSTTYPE = "SYNC";

reg clk;
reg [17:0] A, B, D, BCIN;
reg [47:0] C, PCIN;
reg CARRYIN;
reg [7:0] OPMODE;
reg CEA, CEB, CEC, CED, CEP;
reg CEM, CECARRYIN, CEOPMODE;
reg RSTA, RSTB, RSTC, RSTD, RSTM, RSTP;
reg RSTCARRYIN, RSTOPMODE;

wire [47:0] P, PCOUT;
wire [35:0] M;
wire CARRYOUT, CARRYOUTF;
wire [17:0] BCOUT;

reg [47:0]P_expected;

reg [17:0] stage1;
reg [35:0] stage2;

DSP2 uut (
    .clk(clk), .A(A), .B(B), .D(D), .BCIN(BCIN), .C(C), .PCIN(PCIN),
    .CARRYIN(CARRYIN), .OPMODE(OPMODE),
    .CEA(CEA), .CEB(CEB), .CEC(CEC), .CED(CED), .CEP(CEP),
    .CEM(CEM), .CECARRYIN(CECARRYIN), .CEOPMODE(CEOPMODE),
    .RSTA(RSTA), .RSTB(RSTB), .RSTC(RSTC), .RSTD(RSTD), .RSTM(RSTM), .RSTP(RSTP),
    .RSTCARRYIN(RSTCARRYIN), .RSTOPMODE(RSTOPMODE),
    .P(P), .PCOUT(PCOUT), .M(M), .CARRYOUT(CARRYOUT), .CARRYOUTF(CARRYOUTF), .BCOUT(BCOUT)
);
```

```

initial begin
clk=0;
forever
#1 clk=~clk;
end

```

```

initial begin

```

```

A = 18'd10; B = 18'd5; D = 18'd3; BCIN = 18'd2;
C = 48'd20; PCIN = 48'd15; CARRYIN = 1'b0;
OPMODE = 8'b00000001;

```

```

RSTA = 1; RSTB = 1; RSTC = 1; RSTD = 1; RSTM = 1; RSTP = 1;
RSTCARRYIN = 1; RSTOPMODE = 1;

```

```

@(negedge clk);

```

```

RSTA = 0; RSTB = 0; RSTC = 0; RSTD = 0; RSTM = 0; RSTP = 0;
RSTCARRYIN = 0; RSTOPMODE = 0;
CEA = 1; CEB = 1; CEC = 1; CED = 1; CEP = 1;
CEM = 1; CECARRYIN = 1; CEOPMODE = 1;

```

```

// Apply various test cases for the first OPMODE

```

```

//some initial indicators to show they were used
PCIN = 48'hFFFF0000FFFF; BCIN = 18'd5;

```

```

OPMODE = 8'b00000000; //p=0

```

```

repeat(5)begin
A=$random & 18'h0FFFF;B=$random & 18'h0FFFF;D=$random & 18'h0FFFF;
C=$random & 48'h0FFFFFFFF;CARRYIN=$random;//avoiding overflow (preadder not optimized)

```

```

P_expected=0;

```

```

@(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

```

```

end

```

```

OPMODE = 8'b00000001; //p=M

```

```

repeat(5)begin
A=$random & 18'h0FFFF;B=$random & 18'h0FFFF;D=$random & 18'h0FFFF;
C=$random & 48'h0FFFFFFFF;CARRYIN=$random;
stage1= B;
stage2= stage1*A;
P_expected=stage2;

```

```

@(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

```

```

end

```

→ constant

→ 4

```

OPMODE = 8'b00000010; CARRYIN=0; //p=old p
    repeat(5)begin
        A=$random & 18'h0FFFF; B=$random & 18'h0FFFF; D=$random & 18'h0FFFF;
        C=$random & 48'h0FFFFFFFFFFFF;

        @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); //5clock cycles

    end

OPMODE = 8'b00000011; //p=concatenated
    repeat(5)begin
        A=$random & 18'h0FFFF; B=$random & 18'h0FFFF; D=$random & 18'h0FFFF;
        C=$random & 48'h0FFFFFFFFFFFF; CARRYIN=$random;

        P_expected={D[11:0], A, B};

        @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); //5clock cycles

    end

OPMODE = 8'b00000111; //concatenated+pcin
    repeat(5)begin
        A=$random & 18'h0FFFF; B=$random & 18'h0FFFF; D=$random & 18'h0FFFF;
        C=$random & 48'h0FFFFFFFFFFFF; CARRYIN=$random;

        P_expected={D[11:0], A, B}+PCIN;

        @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); //5clock cycles

    end

CARRYIN=0; //no longer randomizing carry
OPMODE = 8'b00001101; //M+C
    repeat(5)begin
        A=$random & 18'h0FFFF; B=$random & 18'h0FFFF; D=$random & 18'h0FFFF;
        C=$random & 48'h0FFFFFFFFFFFF;
        stage1= B;
        stage2= stage1*A;
        P_expected=stage2+C;

        @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); //5clock cycles

    end

```

```

OPMODE = 8'b00011101; (((B+D)*A)+C
    repeat(5)begin
        A=$random & 18'h0FFFF; B=$random & 18'h0FFFF; D=$random & 18'h0FFFF;
        C=$random & 48'h0FFFFFFFFFFFF;
        stage1= B+D;
        stage2= stage1*A;
        P_expected=stage2+C;

        @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); //5clock cycles

    end

OPMODE = 8'b01010101; //PCIN+((D-B)*A)
    repeat(5)begin
        A=$random & 18'h0FFFF; B=$random & 18'h0FFFF; D=$random & 18'h0FFFF;
        C=$random & 48'h0FFFFFFFFFFFF;
        stage1= D-B;
        stage2= stage1*A;
        P_expected=PCIN+stage2;

        @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); //5clock cycles

    end

OPMODE = 8'b11010101; //PCIN-((D-B)*A)
    repeat(5)begin
        A=$random & 18'h0FFFF; B=$random & 18'h0FFFF; D=$random & 18'h0FFFF;
        C=$random & 48'h0FFFFFFFFFFFF;

        stage1= D-B;
        stage2= stage1*A;
        P_expected=PCIN-stage2;

        @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); //5clock cycles

    end

OPMODE = 8'b10101101; //C-((B*A)+1)
    repeat(5)begin
        A=$random & 18'h0FFFF; B=$random & 18'h0FFFF; D=$random & 18'h0FFFF;
        C=$random & 48'h0FFFFFFFFFFFF;

        stage1= B;
        stage2= stage1*A;
        P_expected=(C)-(stage2+1);

        @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); //5clock cycles

    end

```

```

OPMODE = 8'b00100000;//1 testing (opmode[5])
    repeat(5)begin
        A=$random & 18'h0FFFF;B=$random & 18'h0FFFF;D=$random & 18'h0FFFF;
        C=$random & 48'h0FFFFFFFFFFFF;

        P_expected=1;

        @(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

    end
end

```

```

#50 $stop;

```

3. Do file


```

File Edit Format View Help
vlib work
vlog DSP48A1.v DSP48A1_tb.v
vsim -voptargs=+acc work.DSP48A1_tb
add wave *
F run -all

```


4. QuestaSim waveform snippets

Reset



initial begin

```
A = 18'd10; B = 18'd5; D = 18'd3; BCIN = 18'd2;
C = 48'd20; PCIN = 48'd15; CARRYIN = 1'b0;
OPMODE = 8'b00000001;
```

```
RSTA = 1; RSTB = 1; RSTC = 1; RSTD = 1; RSTM = 1; RSTP = 1;
RSTCARRYIN = 1; RSTOPMODE = 1;
```

@(negedge clk);

```
RSTA = 0; RSTB = 0; RSTC = 0; RSTD = 0; RSTM = 0; RSTP = 0;
RSTCARRYIN = 0; RSTOPMODE = 0;
CEA = 1; CEB = 1; CEC = 1; CED = 1; CEP = 1;
CEM = 1; CECARRYIN = 1; CEOPMODE = 1;
```


```
//some initial indicators to show they were used
PCIN = 48'hFFFF0000FFFF;BCIN = 18'd5;

OPMODE = 8'b00000000; //p=0
repeat(5)begin
A=$random & 18'h0FFFF;B=$random & 18'h0FFFF;D=$random & 18'h0FFFF;
C=$random & 48'h0FFFFFFFFFFFF;CARRYIN=$random;//avoiding overflow (preadder not optimized)

P_expected=0;

@(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

end
```




```

OPMODE = 8'b00000001; //p=M
repeat(5)begin
A=$random & 18'h0FFFFF;B=$random & 18'h0FFFFF;D=$random & 18'h0FFFFF;
C=$random & 48'h0FFFFFFFFFFFF;CARRYIN=$random;
stage1= B;
stage2= stage1*A;
P_expected=stage2;

@(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

end

```




```

OPMODE = 8'b00000010;CARRYIN=0; //p=old p
repeat(5)begin
A=$random & 18'h0FFFFF;B=$random & 18'h0FFFFF;D=$random & 18'h0FFFFF;
C=$random & 48'h0FFFFFFFFFFFF;

@(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

end

```



```


OPMODE = 8'b00000011;//p=concatenated
repeat(5)begin
A=$random & 18'h0FFFFF;B=$random & 18'h0FFFFF;D=$random & 18'h0FFFFF;
C=$random & 48'h0FFFFFFFFFFFF;CARRYIN=$random;

P_expected={D[11:0], A, B};

@(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

end

```



```


OPMODE = 8'b00000111;//concatenated+pcin
repeat(5)begin
A=$random & 18'h0FFFFF;B=$random & 18'h0FFFFF;D=$random & 18'h0FFFFF;
C=$random & 48'h0FFFFFFFFFFFF;CARRYIN=$random;

P_expected={D[11:0], A, B}+PCIN;

@(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

end

```



```
CARRYIN=0;//no longer randomizing carry
OPMODE = 8'b00001101;//M+C
    repeat(5)begin
        A=$random & 18'h0FFFFF;B=$random & 18'h0FFFFF;D=$random & 18'h0FFFFF;
        C=$random & 48'h0FFFFFFFFFFFFF;
        stage1= B;
        stage2= stage1*A;
        P_expected=stage2+C;

        @(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles
    end
```

```
OPMODE = 8'b00011101; // ((B+D)*A)+C
repeat(5)begin
    A=$random & 18'h0FFFFF; B=$random & 18'h0FFFFF; D=$random & 18'h0FFFFF;
    C=$random & 48'h0FFFFFFFFFFFFF;
    stage1= B+D;
    stage2= stage1*A;
    P_expected=stage2+C;

    @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); // 5 clock cycles
end
```


```

OPMODE = 8'b01010101;//PCIN+((D-B)*A)
repeat(5)begin
A=$random & 18'h0FFFF;B=$random & 18'h0FFFF;D=$random & 18'h0FFFF;
C=$random & 48'h0FFFFFFFFFFFF;
stage1= D-B;
stage2= stage1*A;
P_expected=PCIN+stage2;

@(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

end

```



```


OPMODE = 8'b11010101;//PCIN-((D-B)*A)
repeat(5)begin
A=$random & 18'h0FFFF;B=$random & 18'h0FFFF;D=$random & 18'h0FFFF;
C=$random & 48'h0FFFFFFFFFFFF;

stage1= D-B;
stage2= stage1*A;
P_expected=PCIN-stage2;

@(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

end

```




```


OPMODE = 8'b10101101;//C-((B*A)+1)
repeat(5)begin
A=$random & 18'h0FFFFF;B=$random & 18'h0FFFFF;D=$random & 18'h0FFFFF;
C=$random & 48'h0FFFFFFFFFFFF;

stage1= B;
stage2= stage1*A;
P_expected=(C)-(stage2+1);

@(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

end

```



```


OPMODE = 8'b00100000;//1 testing (opmode[5])
repeat(5)begin
A=$random & 18'h0FFFFF;B=$random & 18'h0FFFFF;D=$random & 18'h0FFFFF;
C=$random & 48'h0FFFFFFFFFFFF;

P_expected=1;

@(negedge clk);@(negedge clk);@(negedge clk);@(negedge clk);//5clock cycles

end

```




5.Constraint File

```
## Clock signal
set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports clk]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
```

```
##Buttons → closed
#set_property -dict { PACKAGE_PIN U18    IOSTANDARD LVCMOS33 } [get_ports rst]
#set_property -dict { PACKAGE_PIN T18    IOSTANDARD LVCMOS33 } [get_ports btnU]
#set_property -dict { PACKAGE_PIN W19    IOSTANDARD LVCMOS33 } [get_ports btnL]
#set_property -dict { PACKAGE_PIN T17    IOSTANDARD LVCMOS33 } [get_ports btnR]
#set_property -dict { PACKAGE_PIN U17    IOSTANDARD LVCMOS33 } [get_ports btnD]
```

6.Elaboration




✓ Elaborated Design (25 warnings)

▼ General Messages (25 warnings)

- ⚠ [Synth 8-2490] overwriting previous definition of module DSP48A1 [DSP48A1.v:1]
- > ⚠ [Synth 8-6014] Unused sequential element A_reg_reg was removed. [DSP48A1.v:121] (2 more like this)
- > ⚠ [Synth 8-3331] design DSP48A1 has unconnected port BCIN[17] (20 more like this)

7.Synthesis

339 Cells 346 I/O Ports 798 Nets



Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.201 ns	Worst Hold Slack (WHS):	0.182 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	104	Total Number of Endpoints:	104	Total Number of Endpoints:	144

Name	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
> N DSP2	255	160	1	327	1

8.Implementation

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	3.475 ns	Worst Hold Slack (WHS):	0.262 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	125	Total Number of Endpoints:	125	Total Number of Endpoints:	181

All user specified timing constraints are met.

Name	Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
> N DSP2	254	179	112	254	27	1	327	1