



### Circuitos Digitais II - 6882

### André Barbosa Verona Nardênio Almeida Martins

# Universidade Estadual de Maringá Departamento de Informática

Bacharelado em Ciência da Computação

# Aula de Hoje

Implementação e simulação dos seguintes circuitos sequenciais:

Latch RS com Entrada Clock

Latch D com Entrada Clock

Flip-Flop JK Mestre-Escravo Flip-Flop JK Mestre-Escravo com Entradas Preset e Clear

Flip-flop D
Flip-Flop T



# Aula de Hoje

### Criar as seguintes pastas no work:

```
latch_rs
latch_rs_clk
```

latch\_d latch\_d\_clk


flipflopjk flipflopjk\_clrpst

flipflopd flipflopt



### Latch RS

### Bloco Lógico e Tabela Verdade



5	R	ď	Qf
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

Qf=Qa Mantém a saída anterior

Qf=0 Reset da saída anterior

Qf=1 Set da saída anterior

Entradas não permitidas

S	R	Qf
0	0	Qa
0	1	0
1	0	1
1	1	X




#### Solução: Latch RS

```
LIBRARY ieee:
USE ieee.std_logic_1164.all;
FNTITY latchrs IS
  PORT( set, reset : IN BIT; -- STD LOGIC;
          q, qbar : BUFFER BIT); -- STD LOGIC;
END latchrs:
ARCHITECTURE comportamental OF latchrs IS
BFGIN
  PROCESS (set, reset)
  BFGIN
         IF (reset = '1' AND set = '0') THEN q <= '0'; qbar <= NOT q;
         ELSIF (reset = '0' AND set = '1') THEN a <= '1'; abar <= NOT a;
         ELSIF (reset = '1' AND set = '1') THEN q <= '1'; gbar <= '1';
         ELSE q <= q; qbar <= qbar;
        END IF:
  END PROCESS:
END comportamental;
```



### Latch RS com Entrada Clock

#### Bloco Lógico e Tabela Verdade



Se o clock=0 ⇒ Latch permanece no seu estado anterior, mesmo que variem as entradas S e R



 $Ck=0 \Rightarrow Qf = Qa$ 

Se o clock=1  $\Rightarrow$  Latch funciona como um Latch RS

S	Я	Qf
0	0	Qa
0	1	0
1	0	1
1	1	X




#### Solução: Latch RS com Entrada Clock

```
LIBRARY ieee:
USE ieee.std_logic_1164.all;
ENTITY latchrs clk IS
  PORT(clk, set, reset : IN BIT; -- STD_LOGIC;
              q, qbar : BUFFER BIT); -- STD LOGIC;
END latchrs clk;
ARCHITECTURE comportamental OF latchrs clk IS
BEGIN
  PROCESS (clk, set, reset)
  BFGIN
         IF (clk = '1' AND reset = '1' AND set = '0') THEN q <= '0'; qbar <= NOT q;
         ELSIF (clk = '1' AND reset = '0' AND set = '1') THEN a <= '1'; abar <= NOT a;
         ELSIF (clk = '1' AND reset = '1' AND set = '1') THEN q <= '1'; qbar <= '1';
         ELSE q <= q; qbar <= qbar;
         END IF:
  END PROCESS:
END comportamental;
```




### Latch D

### Bloco Lógico e Tabela Verdade



### Entradas R e S nunca são iguais

٥	5	R	Qf
∉	0	0	1
0	0	1	0
1	1	0	1
∉	1	1	•






Solução: Latch D

```
LIBRARY ieee:
USE ieee.std_logic_1164.all;
ENTITY latchd IS
         PORT(d : IN BIT; -- STD_LOGIC;
         q, qbar : BUFFER BIT); -- STD_LOGIC;
END latchd:
ARCHITECTURE comportamental OF latchd IS
BEGIN
         PROCESS(d)
         BEGIN
                  q <= d;
                 gbar <= NOT q;</pre>
         END PROCESS:
END comportamental;
```



### Latch D com Entrada Clock





Se o clock=1 ⇒ Latch

funciona como um Latch D

Se o clock=0 ⇒ Latch permanece no seu estado anterior, mesmo que varie a entrada D



 $Ck=0 \Rightarrow Qf = Qa$ 

D	S	R	Qf
∉	0	0	ı
0	0	1	0
1	1	0	1
∉	1	1	ı

D	Qf
0	0
1	1




#### Solução: Latch D com Entrada Clock

```
LIBRARY ieee:
USE ieee.std_logic_1164.all;
ENTITY latchd clk IS
         PORT(clk, d : IN BIT; -- STD LOGIC;
            q, qbar : BUFFER BIT); -- STD_LOGIC;
END latchd clk;
ARCHITECTURE comportamental OF latchd clk IS
BEGIN
         PROCESS(clk, d)
         BEGIN
                  IF (clk = '1') THEN q <= d; qbar <= NOT d;
                  ELSE q <= q; qbar <= qbar;
                  END IF:
         END PROCESS:
END comportamental;
```



# Flip-Flop JK Mestre-Escravo

### Bloco Lógico e Tabela Verdade



J	K	ğ		
0	0	Qa		
0	1	0		
1	0	1		
1	1	Qa		




#### Solução: Flip-Flop JK

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY flipflopik IS
          PORT(clk, j, k : IN STD_LOGIC; -- BIT; j = set e k = reset
                 q, qbar : BUFFER STD_LOGIC); -- BIT;
END flipflopjk;
ARCHITECTURE comportamental OF flipflopik IS
BEGIN
  PROCESS(clk, j, k)
  VARIABLE gv, gbarv : STD_LOGIC; -- BIT;
  BEGIN
        -- IF (rising_edge(clk)) THEN -- IF (clk'EVENT AND clk = '1') THEN
          IF (falling_edge(clk)) THEN -- IF (clk'EVENT AND clk = '0') THEN
                     IF (j = '1' \text{ AND } k = '0') \text{ THEN } qv := '1'; \text{ gbarv} := \text{NOT } qv;
                      ELSIF (j = '0' AND k = '1') THEN qv := '0'; qbarv := NOT <math>qv;
                      ELSIF (j = '1' AND k = '1') THEN qv := NOT qv; qbarv := NOT qv;
                     ELSE qv := qv; qbarv := NOT qv;
                     END IF:
           END IF:
  q <= qv; qbar <= qbarv;
  END PROCESS;
END comportamental;
```



### Flip-Flop JK com Entradas Clear e Preset



Preset e Clear são entradas que operam independentemente das entradas de clock e de dados

- 1.  $\overline{\text{Preset}} = \overline{\text{Clear}} = 0 \Rightarrow \text{Entradas não podem ser usadas}$
- 2.  $\overline{\text{Preset}} = 0 \ e^{\text{Clear}} = 1 \Rightarrow Q \ e^{\text{"setada"}} \ (Q=1)$ 
  - Preset = 1 e  $\overline{Clear}$  = 0  $\Rightarrow$  Q é "resetada" (Q=0)
    - $\overline{\text{Preset}} = \overline{\text{Clear}} = 1 \Rightarrow FF \text{ responde às entradas } J \in K$

Preset	Clear	Qf	
0	0	X	
0	1	1	
1	0	0	
1	1	FF JK	

J	K	Qf	
0	0	Qa	
0	1	0	
1	0	1	
1	1	Q	



Solução: Flip-Flop JK com Entradas Preset e Clear

```
LIBRARY ieee:
USE ieee.std_logic_1164.all;
ENTITY flipflopik clrpst IS
  PORT(pst, clr, clk, j, k : IN STD_LOGIC; -- BIT; j = set e k = reset
                q, qbar : BUFFER STD LOGIC);
                                                        -- BIT;
END flipflopjk_clrpst;
ARCHITECTURE comportamental OF flipflopjk_clrpst IS
BFGIN
  PROCESS(pst, clr, clk, j, k)
  VARIABLE gv.gbarv: STD LOGIC;
  BEGIN
   IF (pst = '0' AND clr = '0') THEN qv := '1'; qbarv := '1'; -- qv <= '0'; -- qbarv <= '0';
   ELSIF (pst = '0' AND clr = '1') THEN qv := '1'; qbarv := NOT qv;
   ELSIF (pst = '1' AND clr = '0') THEN qv := '0'; qbarv := NOT qv;
```



#### Solução: Flip-Flop JK com Entradas Preset e Clear

#### -- continuação

```
-- ELSIF (rising_edge(clk)) THEN

-- ELSIF (clk'EVENT AND clk = '1') THEN

ELSIF (pst = '1' AND clr = '1') AND (falling_edge(clk)) THEN

-- ELSIF (clk'EVENT AND clk = '0') THEN

IF (j = '1' AND k = '0') THEN qv := '1'; qbarv := NOT qv;

ELSIF (j = '0' AND k = '1') THEN qv := '0'; qbarv := NOT qv;

ELSIF (j = '1' AND k = '1') THEN qv := NOT qv; qbarv := NOT qv;

ELSE qv := qv; qbarv := NOT qv;


END IF;

q <= qv;
qbar <= qbarv;
END PROCESS;

END comportamental;
```

# Flip-Flop D

### Bloco Lógico e Tabela Verdade



Entradas J e K são sempre diferentes

J	K	D	Qf	
0	0	∉	-	D
0	1	0	0	0
1	0	1	1	1
1	1	∉	-	



Qf


#### Solução: Flip-Flop D

```
LIBRARY ieee:
USE ieee.std_logic_1164.all;
ENTITY flipflopd is
  PORT(clk, d : IN STD LOGIC;
                                            -- BIT:
      q, qbar : BUFFER STD_LOGIC);
                                            -- BIT:
END flipflopd;
ARCHITECTURE comportamental OF flipflopd IS
BEGIN
  PROCESS(clk, d)
  VARIABLE gv, gbarv : STD_LOGIC;
  BEGIN
          --IF (clk'EVENT AND clk = '0') THEN
          IF (rising_edge(clk)) THEN
                                            -- IF (clk'EVENT AND clk = '1') THEN
          -- IF (falling_edge(clk)) THEN -- IF (clk'EVENT AND clk = '0') THEN
                     qv := d;
                     gbarv := NOT qv;
          END IF:
          q \leftarrow qv;
          gbar <= NOT q;</pre>
  END PROCESS:
END comportamental;
```



# Flip-Flop T

### Bloco Lógico e Tabela Verdade



Entradas J e K são sempre iguais

J	K	Т	Qf			
0	0	0	Qa		Т	Qf
0	1	∉	-	$\Rightarrow$	0	Qa
1	0	∉	_		1	Qa
1	1	1	Qa			



### Solução: Flip-Flop T

```
LIBRARY ieee:
USE ieee.std_logic_1164.all;
ENTITY flipflopt IS
  PORT(clk, t : IN STD_LOGIC; -- BIT; j = set e k = reset
      q, qbar : BUFFER STD_LOGIC); -- BIT;
END flipflopt;
ARCHITECTURE comportamental OF flipflopt IS
BEGIN
  PROCESS(clk, t)
  VARIABLE gv, gbarv : STD_LOGIC;
  BEGIN
          IF (rising_edge(clk)) THEN -- ELSIF (clk'EVENT AND clk = '1') THEN
       -- ELSIF (falling_edge(clk)) THEN -- ELSIF (clk'EVENT AND clk = '0') THEN
                    IF (t = '1') THEN qv := NOT qv; qbarv := NOT qv;
                    ELSE qv := qv; qbarv := NOT qv;
                    END IF:
          END IF:
  q \leftarrow qv;
  gbar <= gbarv;</pre>
  END PROCESS:
END comportamental;
```

