TSEA83: Datorkonstruktion Fö10

VHDL 3/3



Datorkonstruktion 2

Fö10: Agenda

- Repetition buffer, record, loop kombinatoriska processer
- Varning latchar, hasard
- uprogCPU
 VHDL-kod för mikromaskin med
 hämtfas
- Minnen i FGPA
 Distributed RAM (LUT)
 Block-RAM
- LINKÖPINGS UNIVERSITET

- 3-portars registerfil
- pipeCPU
 VHDL-kod för pipeline-CPU med
 instruktionshämtning
- VGA-labben
- Kravspec + Designspec


Repetition, sekvensnät

Buffer, record, loop, kombinatoriska processer



Datorkonstruktion Angående buffer


```
library IEEE;
use IEEE.STD LOGI¢ 1164.ALL;
use IEEE.NUMERIC/STD.ALL;
entity counter is
port(clk, cleat: in std_logic;
     q: buffer unsigned(3 downto 0));
end counter;
architecture simple of counter is
begin
  process(clk)
  begin
    if rising edge(clk) then
    if clear='0' then
         q <= "0000";
    elsif q=9 then
           q <= "0000";
        else
           q \le q + 1;
       end if;
    end if;
  end process;
end simple;
```






Datorkonstruktion | Stället för buffer skapa en intern signal och använd out som vanligt

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity counter is
port(clk, clear: in std logic;
     gout: out unsigned(3 downto 0));
                                                      clk
end counter;
architecture simple of counter is
     signal q: unsigned(3 downto 0);
begin
  process(clk)
  begin
    if rising edge(clk) then
    if clear='0' then
         q <= "0000";
                                                +1
    elsif q=9 then
           q <= "0000";
        else
           q \le q + 1;
       end if;
    end if;
  end process;
  qout <= q; ←
end simple;
                                              Varför?
```





Datorkonstruktion record


```
type controlword is record
     alu: unsigned(3 downto 0);
     tobus: unsigned(2 downto 0);
     halt: std logic;
end record;
type styrminne is array(0 to 31) of controlword;
signal styr1, styr2: controlword;
signal mm: styrminne;
styr1.halt <= '0';
styr1.alu <= "1011";
styr1.tobus <= styr2.tobus;</pre>
mm(3) \le ("1011","111",'0');
```



Datorkonstruktion Lite överkurs - loop

Vi har en buss x, med 32 ledningar. Vi vill bilda paritet mellan alla ledningarna. Loopen beskriver på ett kompakt sätt det kombinatoriska nätet!

```
entity parity is
    port ( x : in UNSIGNED (31 downto 0);
           pout : out STD_LOGIC);
end entity;
architecture func of parity is
begin
  -- kombinatoriskt nät
 process(x)
   variable p: std logic := '0';
 begin
    for i in 31 downto 0 loop
        p := p xor x(i);
    end loop;
    if p='1' then
     pout <= '1';
    else
     pout <= '0';
    end if;
  end process;
```






Datorkonstruktion Kombinatoriska processer

Vi kan använda process för att göra kombinatorik

- + if- och case-saterna blir tillgängliga
- varning för latchar!

Exempel: δ/λ -nätet i ett sekvensnät



```
process(clk)
begin
  if rising_edge(clk)
    q <= qplus;
  end if;
end process;</pre>
```

```
process(x,q)

begin

u <= "00";

qplus <= idle;

-- sats för delta/lambda
-- nu räcker det att beskriva
-- när det inte ska va default
...
end;
```



Datorkonstruktion Kombinatoriska processer lämpar sig inte alltid

```
process(b)
begin
    y <= '0';
    if b='1' then
        y <= '1';
        y <= '1';
    end if;
end process;

process(b)
begin
    if b='1' then
        y <= '1';
    else
        y <= '0';
end if;
end process;</pre>
```

Det lämpar sig inte alltid med en kombinatorisk process.



Datorkonstruktion Ett varningsord: Oönskade latchar

Vid select-sats och case-sats kräver VHDL att alla fall täcks!

Det är inte nödvändigt vid **if**-sats och **when**-sats!

Ibland är detta bra och ibland är det förskräckligt dåligt.


För de fall som inte täcks bibehålls föregående utsignal.

	Sekvensnät (inuti klockad process)	Kombinatorik?
Ofullst.	<pre>if count='1' then q <= q+1; end if;</pre>	u <= y when s(1) = '1' else x when s(0) = '1';
Fullst.	<pre>if count='1' then q <= q+1; else q <= q; end if;</pre>	<pre>u <= y when s(1) = '1' else x when s(0) = '1' else '0' when others;</pre>
INIVÖDINIOO		



Datorkonstruktion Ett varningsord: Oönskade latchar

Latch = asynkront minneselement




S	u
1	Х
0	Х
2	У
0	У




Datorkonstruktion Ett varningsord: Oönskade latchar

- Oönskat (oklockat) minneselement pga kombinatorisk loop
- Ihopkoppling av Mealynät kan ge kombinatorisk loop!
 Använd hellre Moore-nät!





Datorkonstruktion Synkronisering + enpulsning. Bra!






Datorkonstruktion Hasard


<u>Def</u>: Kortvariga värden på utgångarna från ett K-nät när någon insignal byter värde.

Exempel:




Datorkonstruktion Hasard

Om f kopplas till en asynkron ingång, så fungerar inte nätet (som det var tänkt)!



Studera övergången i ett KD, f = xz + x'y



Hasarden kan elimineras

- 1) genom att lägga till termen yz, f = xz+x'y+yz
- 2) Synkronisera f
- 3) Undvika asynkrona ingångar


uprog CPU

VHDL-kod för mikromaskin med hämtfas




Vi börja med en enkel skiss ...






```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
-- CPU interface
entity cpu is
  port(clk
              : in std_logic;
              : in std logic);
       rst
end entity;
architecture func of cpu is
  -- micro Memory component
  component uMem
    port(uAddr
                   : in unsigned(5 downto 0);
                   : out unsigned(15 downto 0));
         uData
  end component;
  -- program Memory component
  component pMem
                   : in unsigned(15 downto 0);
    port(pAddr
                   : out unsigned(15 downto 0));
         pData
  end component;
```





```
-- micro Memory signals
signal uM : unsigned(15 downto 0); -- micro Memory output
alias TB : unsigned(2 downto 0) is uM(13 downto 11);
alias FB
        : unsigned(2 downto 0) is uM(10 downto 8);
alias PCsig : std logic is uM(7); -- (0:PC=PC, 1:PC++)
alias uPCsig : std logic is uM(6); -- (0:uPC++, 1:uPC=uAddr)
alias uAddr : unsigned(5 downto 0) is uM(5 downto 0);
-- program memory signals
signal PM
          : unsigned(15 downto 0); -- Program Memory output
-- local registers
signal uPC : unsigned(5 downto 0); -- micro Program Counter
signal PC : unsigned(15 downto 0); -- Program Counter
signal IR : unsigned(15 downto 0); -- Instruction Register
           : unsigned(15 downto 0); -- Address Register
signal ASR
-- local combinatorials
signal DATA BUS : unsigned(15 downto 0); -- Data Bus
```






```
Datorkonstruktion
```

```
begin
-- mPC : micro Program Counter
process(clk)
begin
  if rising edge(clk) then
    if (rst = '1') then
      uPC <= (others => '0');
    elsif (uPCsig = '1') then
      uPC <= uAddr;</pre>
    else
      uPC \leftarrow uPC + 1;
    end if;
  end if;
end process;
-- IR : Instruction Register
process(clk)
begin
  if rising edge(clk) then
    if (rst = '1') then
         IR <= (others => '0');
    elsif (FB = "001") then
        IR <= DATA BUS;</pre>
    end if;
  end if;
end process;
```



uprog CPU




Datorkonstruktion

```
-- PC : Program Counter
process(clk)
begin
  if rising edge(clk) then
    if (rst = '1') then
      PC <= (others => '0');
    elsif (FB = "011") then
      PC <= DATA BUS;
    elsif (PCsig = '1') then
      PC <= PC + 1;
    end if;
  end if:
end process;
-- ASR : Address Register
process(clk)
begin
  if rising_edge(clk) then
    if (rst = '1') then
      ASR <= (others => '0');
    elsif (FB = "100") then
      ASR <= DATA_BUS;
    end if;
  end if;
end process;
```



uprog CPU




end architecture;

Makefile

```
proj.%: S=uprogCPU.vhd uMem.vhd pMem.vhd
proj.%: T=uprogCPU_tb.vhd
proj.%: U=Nexys3_Master.ucf
```





Datorkonstruktion UMem.vhd

```
uprogCPU
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
                                                                                              001
                                                                                       100
                                                                                 ASR
entity uMem is
  port(uAddr
                  : in unsigned(5 downto 0);
                  : out unsigned(15 downto 0));
       uData
                                                                                 PM
end entity;
architecture func of uMem is
-- micro Memory
                                                                                         010
type u mem t is array (0 to 15) of unsigned(15 downto 0);
constant u mem c : u mem t :=
          --ALU TB FB PC uPC uAddr
                                                                                         011
         (b"00_011_100_0_0_000000",
                                       -- ASR:=PC
          b"00 010 001 1 1 000000",
                                         -- IR:=PM, PC:=PC+1, uPC:=uAddr
          b"00 000 000 0 0 000000",
          b"00 000 000 0 0 000000");
signal u_mem : u_mem_t := u_mem_c;
begin
  uData <= u_mem(to_integer(uAddr));</pre>
end architecture;
```

IR

uPC

uM

uPCsig

– uAddr

uPCsig


PCsig

FB


TB

Datorkonstruktion pMem.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity pMem is
  port(pAddr
                   : in unsigned(15 downto 0);
                   : out unsigned(15 downto 0));
       pData
end entity;
Architecture func of pMem is
-- program Memory
type p_mem_t is array (0 to 15) of unsigned(15 downto 0);
constant p_mem_c : p_mem_t :=
         (x"0042",
          x"00A0",
          x"0000", --
          x"0000",
          x"0000");
signal p_mem : p_mem_t := p_mem_c;
begin
  pData <= p_mem(to_integer(pAddr));</pre>
end architecture;
```



Datorkonstruktion Uprog CPU simulering med Modelsim






Datorkonstruktion UprogCPU_tb.vhd testbänken

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
ENTITY uprogCPU tb IS
END uprogCPU tb;
ARCHITECTURE func OF uprogCPU_tb IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT uprogCPU
    PORT(
         clk : IN std_logic;
         rst : IN std logic
    END COMPONENT;
   --Inputs
   signal clk : std logic := '0';
   signal rst : std logic := '0';
   -- Clock period definitions
   constant clk period : time := 1 us;
```





Datorkonstruktion UprogCPU_tb.vhd testbänken


BEGIN

```
-- Instantiate the Unit Under Test (UUT)
uut: uprogCPU PORT MAP (
          clk => clk,
          rst => rst
        );

-- Clock process definitions
clk_process :process
begin
     clk <= '0';
     wait for clk_period/2;
     clk <= '1';
     wait for clk_period/2;
end process;

rst <= '1', '0' after 1.5 us;</pre>
END;
```





Minnen i FPGA

Distributed RAM BlockRAM



Datorkonstruktion Minnen i FPGA

- Distributed RAM (LUT): passar till K1, K2, registerfil, programminne, mikrominne (ROM)
 - Kombinatorisk läsning
 - Klockad skrivning
- Block RAM: passar till bildminne, (programminne), ...
 - Klockad läsning
 - Klockad skrivning

Man kan påverka vilken minnestyp det blir med sin VHDL-kod, men i båda fallen rekommenderas att syntesverktyget får avgöra



Datorkonstruktion LUT-RAM deklareras i separat fil

```
entity L RAM is
                                                                    addr
port(clk : in std logic;
     -- port
             : in std logic; -- write enable
                                                                    data out
    we
    data_in : in std_logic_vector(7 downto 0);
    data_out : out std_logic_vector(7 downto 0);
                                                                    data_in
             : in unsigned(10 downto 0));
     addr
end entity;
architecture func of L RAM is
                                                                                     we
 -- RAM type
type ram t is array (0 to 2047) of std logic vector(7 downto 0);
-- RAM init : address 0 = x"1F", other addresses = 0
signal lram : ram t := (0 \Rightarrow x"1F", others \Rightarrow (others \Rightarrow '0'));
                                                                               -"En-ports-RAM"
process(clk)
begin
                                                                               -Synkron skrivning
 if rising_edge(clk) then
                                                                               -ASynkron läsning
   if (we = '1') then
      lram(to integer(addr)) <= data in;</pre>
    end if:
                                               Access av minnet, ska ENDAST
  end if;
end process;
                                               förekomma inne i RAM-komponenten.
data_out <= lram(to integer(addr));</pre>
                                               Detta för att undvika multipla instanser
                                               av minnet.
```



end architecture;

Datorkonstruktion

```
entity B RAM is
port(clk : in std logic;
     -- port 1
               : in std logic;
     we1
     data in1 : in std logic vector(7 downto 0);
     data out1: out std logic vector(7 downto 0);
               : in unsigned(10 downto 0);
     addr1
     -- port 2
               : in std logic;
     we2
     data in2 : in std logic vector(7 downto 0);
     data out2: out std_logic_vector(7 downto 0);
             : in unsigned(10 downto 0));
     addr2
end entity:
architecture func of B RAM is
 -- RAM type
type ram_t is array (0 to 2047) of std_logic_vector(7 downto 0);
 -- RAM init : address 0 = x"1F", other addresses = 0
signal bram : ram t := (0 \Rightarrow x"1F", others \Rightarrow (others \Rightarrow '0'));
process(clk)
begin
 if rising edge(clk) then
    if (we1 = '1') then
      bram(to integer(addr1)) <= data in1;</pre>
    end if:
    data out1 <= bram(to_integer(addr1))</pre>
    if (we2 = '1') then
      bram(to integer(addr2)) <= data in2;</pre>
    end if;
    data out2 <= bram(to integer(addr2));</pre>
  end if:
end process;
```

Block-RAM deklareras i separat fil

```
addr1 \longrightarrow B_RAM \longrightarrow data_out2 \longrightarrow data_in1 \longrightarrow we1 we2
```

-"Två-ports-RAM"

-Synkron skrivning


-Synkron läsning

Access av minnet, ska **ENDAST** förekomma inne i RAM-komponenten. Detta för att undvika multipla instanser av minnet.




end architecture;

Datorkonstruktion Registerfil i pipelinad dator "3-ports-minne"





Datorkonstruktion Registerfil i pipelinad dator "3-ports-minne"



```
S0: (addr_w = "00") and (w_d = '1')
S1: (addr_w = "01") and (w_d = '1')
S2: (addr_w = "10") and (w_d = '1')
S3: (addr_w = "11") and (w_d = '1')
SA: (addr_a = addr_w) and (r_a = '1') and (w_d = '1')
SB: (addr_b = addr_w) and (r_b = '1') and (w_d = '1')
```




Datorkonstruktion RF.vhd: Registerfil i pipelinad dator "3-ports-minne"

```
1 /_S3
LIBRARY IEEE;
                                                                                              data w
USE IEEE.STD LOGIC 1164.ALL;
                                                        RØ
                                                                             R2
                                                                   R1
                                                                                        R3
USE IEEE.NUMERIC STD.ALL;
entity register file is
                                                          addr_a_0 1 2 3
                                                                             0 1 2 3 addr_b
                                                                        data w
  port(clk : in std logic;
                                                                                 data b
       r_a : in std_logic; -- read source register A signal ____
                                                                                0 / SB
       r b : in std logic; -- read source register B signal
       addr a : in unsigned(1 downto 0); -- source A address
                                                                  alu_a
                                                                             alu b
       addr b : in unsigned(1 downto 0); -- source B address
       w d : in std logic; -- write destination register signal
       addr w : in unsigned(1 downto 0); -- destination address
       data w : in unsigned(7 downto 0); -- destination data
       alu a : out unsigned(7 downto 0); -- alu A data
       alu b : out unsigned(7 downto 0) -- alu B data
end entity;
```



Datorkonstruktion RF.vhd: Registerfil i pipelinad dator "3-ports-minne"


```
architecture func of register file is
signal R0, R1, R2, R3 : unsigned(7 downto 0);
signal data a, data b : unsigned(7 downto 0);
begin
process(clk)
begin
  if rising edge(clk) then
    if (w d = '1') then
      case addr w is
        when "00" => R0 <= data w;
        when "01" => R1 <= data w;
        when "10" => R2 <= data w;
        when "11" => R3 <= data_w;</pre>
      end case;
    end if;
  end if;
end process;
```





Datorkonstruktion RF.vhd: Registerfil i pipelinad dator "3-ports-minne"

```
data a <= R0 when (addr a = "00") else
          R1 when (addr a = "01") else
          R2 when (addr a = "10") else
          R3;
data b <= R0 when (addr b = "00") else
          R1 when (addr b = "01") else
          R2 when (addr b = "10") else
          R3;
alu a <= data w when ((addr a = addr w) and
                      (w d = '1') and
                      (ra = '1')) else
         data_a;
alu_b <= data_w when ((addr_b = addr_w) and
                      (w d = '1') and
                      (r b = '1')) else
         data b;
end architecture;
```






pipelinad CPU

VHDL-kod för pipeline-CPU med instruktionshämtning



Datorkonstruktion Klassisk 5-stegs pipeline

- IF: instruction fetch hämta instr och ny PC
- RR: register read läs reg/beräkna hopp
- EXE: execute kör ALU
- **MEM**: read/write dmem läs/skriv/ingenting
- WB: write back register skriv reg/ingenting






```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;


-- CPU interface
entity pipeCPU is
    port(
        clk : in std_logic;
        rst : in std_logic
    );
end entity;
```





```
architecture func of pipeCPU is
signal IR1 : unsigned(31 downto 0);
alias IR1 op : unsigned(5 downto 0) is IR1(31 downto 26);
alias IR1 d : unsigned(4 downto 0) is IR1(25 downto 21);
alias IR1 a : unsigned(4 downto 0) is IR1(20 downto 16);
alias IR1 b : unsigned(4 downto 0) is IR1(15 downto 11);
alias IR1 c : unsigned(10 downto 0) is IR1(10 downto 0);
signal IR2 : unsigned(31 downto 0);
alias IR2_op : ...
alias ...
signal PC, PC1, PC2 : unsigned(10 downto 0);
signal PMdata out : unsigned(31 downto 0);
signal pm addr : unsigned(8 downto 0);
constant iNOP : unsigned(5 downto 0) := "000000";
constant iJ
            : unsigned(5 downto 0) := "010101";
constant iBF : unsigned(5 downto 0) := "000100";
```






```
component PM_comp is
  port(addr : in unsigned(8 downto 0);
      data_out : out unsigned(31 downto 0));
end component;

begin


U1 : PM_comp port map(
      addr => pm_addr,
      data_out => PMdata_out
);
```






```
process(clk)
begin
  if rising edge(clk) then
    if (rst='1') then
      PC <= (others => '0');
    elsif (IR2 \text{ op = iJ}) then
      PC <= PC2;
    else
      PC \leftarrow PC + 1;
    end if;
  end if;
end process;
pm addr <= PC(8 downto 0);</pre>
process(clk)
begin
  if rising_edge(clk) then
    if (rst='1') then
      PC1 <= (others => '0');
    else
      PC1 <= PC;
    end if;
  end if;
end process;
```

```
process(clk)
begin
  if rising_edge(clk) then
    if (rst='1') then
       PC2 <= (others => '0');
    else
       PC2 <= PC1 + IR1_c;
    end if;
  end if;
end process;</pre>
```




```
process(clk)
begin
  if rising_edge(clk) then
    if (rst='1') then
      IR1 <= (others => '0');
      IR1_op <= iNOP;</pre>
    elsif (IR2 op = iJ) then
      IR1_op <= iNOP;</pre>
    else
      IR1 <= PMdata out(31 downto 0);</pre>
    end if;
  end if;
end process;
process(clk)
begin
  if rising edge(clk) then
    if (rst='1') then
      IR2 <= (others => '0');
      IR2 op <= iNOP;</pre>
    else
      IR2 <= IR1;</pre>
    end if;
  end if;
end process;
end architecture;
```






Datorkonstruktion PM.vhd deklareras i separat fil

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
                                                       NOP
entity PM comp is
 port(
   addr : in unsigned(8 downto 0);
    data_out : out unsigned(31 downto 0)
 );
end entity;
architecture func of PM_comp is
 type PM_t is array(0 to 511) of unsigned(31 downto 0);
  constant PM_c : PM_t := (
          X"04000000",
                                 -- dummy
           X"08000000",
                                 -- dummy
          X"540007FE",
                                 -- J 0
          X"0C000000",
                                 -- dummy
           X"10000000",
                                 -- dummy
          others => (others => '0')
           );
  signal PM : PM_t := PM_c;
begin
 data_out <= PM(to_integer(addr));</pre>
end architecture;
```





Datorkonstruktion Simulering





Datorkonstruktion Lab4: VGA

- VGA-labben
 - -Makefile
 - -VHDL-filer
 - -Nexys3.ucf
- Kravspec påminnelse
- Designspec hur ska datorn byggas?



Anders Nilsson

www.liu.se

