$\rm ELEC374$ - Lab 3

Naod Dereje - 20103501, Thierry Jones - 20108349 ${\rm April}\ 12,\ 2021$

Contents

1	Components	3
	1.1 Datapath	3
	1.2 Control Unit	3
	1.3 ALU	3
2	Circuitry Demonstration	3
\mathbf{A}	General Components	5
	A.1 Control Unit	5
	A.2 Datapath	13
	A.3 Bus	16
	A.4 Register Zero	17
	A.5 Arithmetic Logic Unit	17
В	Select and Encode	18
\mathbf{C}	Memory Subsystem	19
	C.1 RAM	19
	C.2 Memory Address Register	22
	C.3 Memory Data Register	
D	CON FF	22
E	Input/Output Ports	23
_	E.1 Input Port	23
	E.2 Output Port	23
F	Ram Contents	23
	F 1 Ram Inital Contents	23

1 Components

The purpose of this lab was to design, simulate, implement and verify a simple RISC computer (Mini SRC). Verilog was chosen over VHDL as it is better for more complex simulations. The verilog code for each of these components can be found in the Appendices.

1.1 Datapath

Select and Encode logic was used for load and store instruction as well as add, and, or instructions. The opcode that is read into Select and Encode is used to create the outputs for Ra, Rb, and Rc, in order to generate the GRa, GRb, GRc, which is the encoded to R0in-R15in and R0out-R15out registers. Their is also support for a sign-extended C value in the lower 19 bits of the instruction address.

1.2 Control Unit

The control unit was used to compute all the necessary instructions using signal in order for there to be only one testbench needed. In order to define the control unit all datapath signals were passed from previous labs and new ones in the ALU. Additionally, the RAM's memory is accessed through the corresponding hex file, Which contains the opcodes for all instructions. A detailed breakdown of the memory subsystem can be found at Appendix A.1.

1.3 ALU

The conff logic is created to ensure that conditional logic such as the branch instruction are able to be executed. The instructions associated with the conditional logic are stored in I-formatting, with the second register holding the branching condition. The components for the conff logic can be found at Appendix D.

2 Circuitry Demonstration

To demonstrate the success of the RAM and memory interface logic, one testbench was created to simulate each operation. Individual operations were detailed in the control unit all having their own control sequences unique to every operation and can be found in the appendices. The following subsections of the cicuitry demonstration will detail each instruction used to demonstrate the circuitry requiring a specific OP Code. The following table shows the OP Code values stored in RAM initially, their address in RAM and also the instruction itself. For a full version of the initial RAM state, please see Appendix F.1.

Address	Instruction	Op code (binary)	Op code (hex)
0	ldi R3, \$87	00001 0011 0000 000 0000 0000 1000 1000	09800087
1	ldi R3, 1(R3)	00001 0011 0011 000 0000 0000 0000 0001	09980001
2	ld R2, \$75	00000 0010 0000 000 0000 0000 0111 0101	01000075
3	ldi R2, -2(R2)	00001 0010 0010 111 1111 1111 1111 1110	0917FFFE
4	ld R1, 4(R2)	00000 0001 0010 000 0000 0000 0000 0100	00900004
5	ldi R0, 1	00001 0000 0000 000 0000 0000 0000 0001	08000001
6	ldi R3, \$73	00001 0011 0000 000 0000 0000 0111 0011	09800073
7	brmi R3, 3	10010 0011 0000 000 0000 0000 0000 0011	91800003
8	ldi R3, 5(R3)	00001 0011 0011 000 0000 0000 0000 0101	09980005
9	ld R7, -3(R3)	00000 0111 0011 111 1111 1111 1111 1101	039FFFFD
10	nop	11001 0000 0000 000 0000 0000 0000 0000	C8000000
11	brpl R7, 2	10010 0111 0010 000 0000 0000 0000 0010	93900002
12	ldi R4, 6(R1)	00001 0100 0001 000 0000 0000 0000 0110	0A080006
13	ldi R3, 2(R4)	00001 0011 0100 000 0000 0000 0000 0010	09A00002
14	add R3, R2, R3	00011 0011 0010 0011 000 0000 0000 0000	19918000
15	addi R7, R7, 3	01011 0111 0111 000 0000 0000 0000 0011	5BB80003
16	neg R7, R7	10000 0111 0111 000 0000 0000 0000 0000	83B80000
17	not R7, R7	10001 0111 0111 000 0000 0000 0000 0000	8BB80000
18	andi R7, R7, \$0F	01100 0111 0111 000 0000 0000 0000 1111	63B8000F
19	ori R7, R1, 3	01101 0111 0001 000 0000 0000 0000 0011	6B880003
20	shr R2, R3, R0	00101 0010 0011 0000 000 0000 0000 0000	29180000
21	st \$58, R2	00010 0010 0000 000 0000 0000 0101 1000	11000058
22	ror R1, R1, R0	00111 0001 0001 0000 000 0000 0000 0000	38880000
23	rol R2, R2, R0	01000 0010 0010 0000 000 0000 0000 0000	41100000
24	or R2, R3, R0	01010 0010 0011 0000 000 0000 0000 0000	51180000
25	and R1, R2, R1	01001 0001 0010 0001 000 0000 0000 0000	48908000
26	st \$67(R1), R2	00010 0010 0001 000 0000 0000 0110 0111	11080067
27	sub R3, R2, R3	00100 0011 0010 0011 000 0000 0000 0000	21918000
28	shl R1, R2, R0	00110 0001 0010 0000 000 0000 0000 0000	30900000
29	ldi R4, 5	00001 0100 0000 000 0000 0000 0000 0101	0A000005
30	ldi R5, \$1D	00001 0101 0000 000 0000 0000 0001 1101	0A80001D
31	mul R5, R4	01110 0101 0100 000 0000 0000 0000 0000	72A00000
32	mfhi R7	10111 0111 0000 000 0000 0000 0000 0000	BB800000
33	mflo R6	11000 0110 0000 000 0000 0000 0000 0000	C3000000
34	div R5, R4	01111 0101 0100 000 0000 0000 0000 0000	7AA00000
35	ldi R10, 0(R4)	00001 1010 0100 000 0000 0000 0000 0000	0D200000
36	ldi R11, 2(R5)	00001 1011 0101 000 0000 0000 0000 0010	0DA80002
37	ldi R12, 0(R6)	00001 1100 0110 000 0000 0000 0000 0000	0E300000
38	ldi R13, 0(R7)	00001 1101 0111 000 0000 0000 0000 0000	0EB80000
39	jal R12	10100 1100 0000 000 0000 0000 0000 0000	A6700000
40	halt	11010 0000 0000 000 0000 0000 0000 0000	D0000000
41	ORG \$91:	_	_
145	add R9, R10, R12	00011 1001 1010 1100 000 0000 0000 0000	1CD60000
146	sub R8, R11, R13	00100 1000 1011 1101 000 0000 0000 0000	245E8000
147	sub R9, R9, R8	00100 1001 1001 1000 000 0000 0000 0000	24CC0000
148	jr R14	10011 1110 1000 0000 000 0000 0000 0000	9F800000

Figure 1: Table of relevant values in RAM initially

A General Components

A.1 Control Unit

```
1 module control_unit(
   output reg Gra,Grb, Grc, Rin, Rout, BAout, Cout, Zloout, Zhighout// here,
      you will define the inputs and outputs to your Control Unit
   Yin, Zin, PCout, IncPC, MARin, Read, Write, Clear, ADD, AND, SHR,
4
5
   input [31:0] IR,
6
   input Clock, Reset, Stop, Con_FF);
7
   parameter Initialize_Reset = -1 , Reset_state = 0 , fetch0 = 1 , fetch1 = 2
      , fetch2 = 3 , // basic
    // add
10
    add3 = 4 , add4 = 5 , add5 = 6 ,
11
    // sub
12
    sub3 = 7 , sub4 = 8 , sub5 = 9 ,
13
    // shr
14
    shr3 = 10 , shr4 = 11 , shr5 = 12 ,
15
    // shl
16
    shl3 = 13 , shl4 = 14 , shl5 = 15 ,
17
18
    // ror
    ror3 = 16 , ror4 = 17 , ror5 = 18 ,
19
    // rol
    rol3 = 19 , rol4 = 20 , rol5 = 21 ,
21
    // and
22
    and3 = 22 , and4 = 23 , and5 = 24 ,
23
    // or
24
   or3 = 25 , or4 = 26 , or5 = 27 ,
25
    // addi
26
   addi3 = 28 , addi4 = 29 , addi5 = 30 ,
27
    // andi
28
    andi3 = 31 , andi4 = 32 , andi5 = 33 ,
29
    // ori
    ori3 = 34 , ori4 = 35 , ori5 = 36 ,
    // mul
    mul3 = 37 , mul4 = 38 , mul5 = 39 , mul6 = 40 ,
    // div
34
   div3 = 41 , div4 = 42 , div5 = 43 , div6 = 44 ,
35
   // neg
36
   neg3 = 45 , neg4 = 46 ,
37
   // not
38
   not3 = 47 , not4 = 48 ,
39
40
    1d3 = 49 , 1d4 = 50 , 1d5 = 51 , 1d6 = 52 , 1d7 = 53 ,
41
    // ldi
    1di3 = 54 , 1di4 = 55 , 1di5 = 56 ,
43
    // st
44
    st3 = 57 , st4 = 58 , st5 = 59 , st6 = 60 , st7 = 61 ,
45
    // bracnh
46
    branch3 = 62, branch4 = 63, branch5 = 64, branch6 = 65,
47
   // jr
48
    jr3 = 76,
49
    // jal
50
    ja13 = 77 , ja14 = 78 ,
51
    // in
    in3 = 79,
```

```
// out
54
    out3 = 80,
55
    // mfhi
56
    mfhi3 = 81,
57
    // mflo
    mflo3 = 82,
    // nop
    nop3 = 83,
61
    // halt
62
    halt3 = 84;
63
64
    integer Present_state = Reset_state ;
65
66
    always@ ( posedge Clock , posedge Reset , posedge Stop )
67
     begin
68
        if( Reset ) Present_state = #50 Initialize_Reset ;
        if( Stop ) Present_state = halt3 ;
        else case ( Present_state )
71
          Initialize_Reset : #40 Present_state = Reset_state ;
72
          Reset_state : #50 Present_state = fetch0 ;
73
          fetch0 : #50 Present_state = fetch1 ;
74
          fetch1 : #50 Present_state = fetch2 ;
75
          fetch2: #50 begin
76
            case (IR [31:27])
77
            5 ' b00000 : Present_state = 1d3;
78
            5 ' b00001 : Present_state = ldi3;
            5 ' b00010 : Present_state = st3;
80
            5 ' b00011 : Present_state = add3;
81
            5 ' b00100 : Present_state = sub3;
82
            5 ' b00101 : Present_state = shr3;
83
            5 ' b00110 : Present_state = shl3;
84
            5 ' b00111 : Present_state = ror3;
85
            5 ' b01000 : Present_state = rol3;
86
            5 ' b01001 : Present_state = and3;
87
            5 ' b01010 : Present_state = or3;
88
            5 ' b01011 : Present_state = addi3
89
            5 ' b01100 : Present_state = andi3 ;
            5 ' b01101 : Present_state = ori3;
            5 ' b01110 : Present_state = mul3;
92
            5 ' b01111 : Present_state = div3;
93
            5 ' b10000 : Present_state = neg3;
94
            5 ' b10001 : Present_state = not3;
95
            5 ' b10010 : Present_state =branch3;
96
            5 ' b10011 : Present_state = jr3;
97
            5 ' b10100 : Present_state = jal3;
98
            5 ' b10101 : Present_state = in3;
99
            5 ' b10110 : Present_state = out3;
100
            5 ' b10111 : Present_state =mfhi3;
101
            5 ' b11000 : Present_state =mflo3;
102
            5 ' b11001 : Present_state = nop3;
103
            5 ' b11010 : Present_state = halt3;
104
            default : begin end
105
          endcase
106
        end
107
        add3 : #50 Present_state = add4 ;
108
        add4 : #50 Present_state = add5 ;
109
        add5 : #50 Present_state = fetch0 ;
110
        sub3 : #50 Present_state = sub4 ;
111
       sub4 : #50 Present_state = sub5 ;
112
```

```
sub5 : #50 Present_state = fetch0 ;
113
        shr3 : #50 Present_state = shr4 ;
114
        shr4 : #50 Present_state = shr5
115
        shr5 : #50 Present_state = fetch0 ;
116
        sh13 : #50 Present_state = sh14 ;
117
        shl4 : #50 Present_state = shl5
118
        shl5 : #50 Present_state = fetch0 ;
119
       ror3 : #50 Present_state = ror4 ;
120
       ror4 : #50 Present_state = ror5 ;
121
       ror5 : #50 Present_state = fetch0 ;
122
       rol3 : #50 Present_state = rol4 ;
123
       rol4 : #50 Present_state = rol5 ;
124
       rol5 : #50 Present_state = fetch0 ;
125
        and3 : #50 Present_state = and4 ;
126
        and4 : #50 Present_state = and5 ;
127
        and5 : #50 Present_state = fetch0 ;
128
        or3 : #50 Present_state = or4 ;
       or4 : #50 Present_state = or5 ;
130
       or5 : #50 Present_state = fetch0 ;
131
        addi3 : #50 Present_state = addi4 ;
132
        addi4 : #50 Present_state = addi5 ;
133
        addi5 : #50 Present_state = fetch0 ;
134
        andi3 : #50 Present_state = andi4 ;
135
        andi4 : #50 Present_state = andi5
136
        andi5 : #50 Present_state = fetch0 ;
137
        ori3 : #50 Present_state = ori4 ;
138
        ori4 : #50 Present_state = ori5
139
140
        ori5 : #50 Present_state = fetch0 ;
       mul3 : #50 Present_state = mul4 ;
141
       mul4 : #50 Present_state = mul5 ;
142
       mul5 : #50 Present_state = mul6 ;
143
       mul6 : #50 Present_state = fetch0 ;
144
        div3 : #50 Present_state = div4 ;
145
        div4 : #50 Present_state = div5 ;
146
        div5 : #50 Present_state = div6 ;
147
        div6 : #50 Present_state = fetch0 ;
148
       neg3 : #50 Present_state = neg4 ;
149
       neg4 : #50 Present_state = fetch0 ;
       not3 : #50 Present_state = not4 ;
151
       not4 : #50 Present_state = fetch0 ;
152
       ld3 : #50 Present_state = ld4 ;
153
        1d4 : #50 Present_state = 1d5 ;
154
        ld5 : #50 Present_state = ld6 ;
155
        1d6 : #50 Present_state = 1d7 ;
156
        ld7 : #50 Present_state = fetch0 ;
157
        ldi3 : #50 Present_state = ldi4 ;
158
        ldi4 : #50 Present_state = ldi5
159
        ldi5 : #50 Present_state = fetch0 ;
160
        st3 : #50 Present_state = st4 ;
161
        st4 : #50 Present_state = st5 ;
162
        st5 : #50 Present_state = st6 ;
163
        st6 : #50 Present_state = st7 ;
164
        st7 : #50 Present_state = fetch0 ;
165
        branch3 : #50 Present_state = branch4 ;
166
        branch4 : #50 Present_state = branch5 ;
167
        branch5 : #50 Present_state = branch6 ;
168
        branch6 : #50 Present_state = fetch0 ;
169
        jr3 : #50 Present_state = fetch0 ;
170
        jal3 : #50 Present_state = jal4 ;
171
```

```
jal4 : #50 Present_state = fetch0 ;
172
        in3 : #50 Present_state = fetch0 ;
173
        out3 : #50 Present_state = fetch0 ;
174
        mfhi3 : #50 Present_state = fetch0 ;
175
        mflo3 : #50 Present_state = fetch0 ;
        nop3 : #50 Present_state = fetch0 ;
        default : begin end
179
      endcase
180
    end
181
    always@ ( Present_state )
182
   begin
183
       case ( Present_state )
184
      Initialize_Reset : Clear <= 0;</pre>
185
      Reset_state : begin
186
        #10 Clear <= 0;
187
        #15 Clear <= 1;
188
        PCout <= 0; Zlowout <= 0; Zhighout <= 0;
189
        MDRout <= 0; // initialize the signals
190
        MARin <= 0; Zlowin <= 0; Zhighin <= 0;
191
        PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
192
        IncPC <= 0; Read <= 0; Write <= 0;</pre>
193
        highin <= 0; lowin <= 0;
194
        Cout <= 0; outPortIn <= 0; inPortOut <= 0;</pre>
195
        con_in <= 0;
196
197
        highout <= 0; lowout <= 0;
        ADD <= 0; SUB <= 0; SHR <= 0; SHL <= 0; ROR
198
        <= 0; ROL <= 0; AND <= 0; OR <= 0;
        MUL <= 0; DIV <= 0; NEG <= 0; NOT <= 0;
200
        BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0;
201
        Grb <= 0; Grc <= 0;
202
        R15_enable <= 0; PC_enable <= 0;
203
        Run <= 1;
204
        end
205
      fetch0 : begin
206
        #10 PCout <= 1; MARin <= 1; IncPC <= 1;
207
        Zlowin <= 1;</pre>
        #15 PCout <= 0; MARin <= 0; IncPC <= 0;
        Zlowin <= 0;</pre>
210
        end
211
212
      fetch1 : begin
        #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1;
213
        #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
214
        end
215
      fetch2 : begin
216
        #10 MDRout <= 1; IRin <= 1;
217
        #15 MDRout <= 0; IRin <= 0;
218
219
      add3 : begin
220
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
221
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
222
223
      add4 : begin
224
        #10 Grc <= 1; Rout <= 1; Zlowin <= 1; ADD <=1;
225
        #15 Grc <= 0; Rout <= 0; Zlowin <= 0; ADD <=0;
226
227
      add5 : begin
228
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
229
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
```

```
end
231
      sub3 : begin
232
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
233
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
234
235
      sub4 : begin
236
        #10 Grc <= 1; Rout <= 1; Zlowin <= 1; SUB <=1;
        #15 Grc <= 0; Rout <= 0; Zlowin <= 0; SUB <=0;
239
      sub5 : begin
^{240}
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
241
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
242
243
      shr3 : begin
244
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
245
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
      shr4 : begin
248
       #10 Grc <= 1; Rout <= 1; Zlowin <= 1; SHR <=1;
249
        #15 Grc <= 0; Rout <= 0; Zlowin <= 0; SHR <=0;
250
        end
251
      shr5 : begin
252
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
253
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
254
        end
255
      shl3 : begin
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
259
        end
      shl4 : begin
260
        #10 Grc <= 1; Rout <= 1; Zlowin <= 1; SHL <=1;
261
        #15 Grc <= 0; Rout <= 0; Zlowin <= 0; SHL <=0;
262
       end
263
      shl5 : begin
264
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
265
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
266
      ror3 : begin
       #10 Grb <= 1; Rout <= 1; Yin <= 1;
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
270
271
       end
      ror4 : begin
272
       #10 Grc <= 1; Rout <= 1; ROR <= 1; Zlowin <=1;
273
        #15 Grc <= 0; Rout <= 0; ROR <= 0; Zlowin <=0;
274
       end
275
      ror5 : begin
276
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
277
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
278
        end
279
      rol3 : begin
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
282
       end
283
      rol4 : begin
284
        #10 Grc <= 1; Rout <= 1; ROL <= 1; Zlowin <=1;
285
        #15 Grc <= 0; Rout <= 0; ROL <= 0; Zlowin <=0;
286
       end
287
288
     rol5 : begin
       #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
```

```
#15 Zlowout <= 0; Gra <= 0; Rin <= 0;
290
        end
291
      and3 : begin
292
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
293
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
294
295
      and4 : begin
       #10 Grc <= 1; Rout <= 1; AND <= 1; Zlowin <=1;
297
        #15 Grc <= 0; Rout <= 0; AND <= 0; Zlowin <=0;
298
299
       end
      and5 : begin
300
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
301
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
302
       end
303
      or3 : begin
304
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
307
       end
      or4 : begin
308
       #10 Grc <= 1; Rout <= 1; OR <= 1; Zlowin <=1;
309
        #15 Grc <= 0; Rout <= 0; OR <= 0; Zlowin <=0;
310
       end
311
     or5 : begin
312
       #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
313
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
314
315
        end
316
      addi3 : begin
       #10 Grb <= 1; Rout <= 1; Yin <= 1;
317
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
319
       end
      addi4 : begin
320
       #10 Cout <= 1; Zlowin <= 1; ADD <= 1;
321
        #15 Cout <= 0; Zlowin <= 0; ADD <= 0;
322
       end
323
      addi5 : begin
324
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
325
        #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
       end
      andi3 : begin
       #10 Grb <= 1; Rout <= 1; Yin <= 1;
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
330
        end
331
      andi4 : begin
332
        #10 Cout <= 1; Zlowin <= 1; AND <= 1;
333
        #15 Cout <= 0; Zlowin <= 0; AND <= 0;
334
335
      andi5 : begin
336
       #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
337
        #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
338
        end
      ori3 : begin
340
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
341
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
342
       end
343
      ori4 : begin
344
        #10 Cout <= 1; Zlowin <= 1; OR <= 1;
345
        #15 Cout <= 0; Zlowin <= 0; OR <= 0;
346
347
       end
     ori5 : begin
```

```
#10 Zlowout <= 1; Gra <= 1; Rin <= 1;
349
        #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
350
        end
351
      mul3 : begin
352
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
353
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
354
      mul4 : begin
356
        #10 Gra <= 1; Rout <= 1; MUL <= 1; Zlowin <=1; Zhighin <= 1;
357
        #35 Gra <= 0; Rout <= 0; MUL <= 0; Zlowin <=0; Zhighin <= 0;
358
359
      mul5 : begin
360
        #10 Zlowout <= 1; lowin <= 1;
361
        #15 Zlowout <= 0; lowin <= 0;
362
363
      mul6 : begin
364
        #10 Zhighout <= 1; highin <= 1;
        #15 Zhighout <= 0; highin <= 0;
366
367
        end
      div3 : begin
368
        #10 Gra <= 1; Rout <= 1; Yin <= 1;
369
        #15 Gra <= 0; Rout <= 0; Yin <= 0;
370
        end
371
      div4 : begin
372
        #10 Grb <= 1; Rout <= 1; DIV <= 1; Zlowin <=1; Zhighin <= 1;
373
        #35 Grb <= 0; Rout <= 0; DIV <= 0; Zlowin <=0; Zhighin <= 0;
374
375
      div5 : begin
        #10 Zlowout <= 1; lowin <= 1;
377
        #15 Zlowout <= 0; lowin <= 0;
378
379
        end
      div6 : begin
380
        #10 Zhighout <= 1; highin <= 1;
381
        #15 Zhighout <= 0; highin <= 0;
382
        end
383
      neg3 : begin
384
        #10 Grb <= 1; Rout <= 1; Zlowin <= 1; NEG <=1;
385
        #15 Grb <= 0; Rout <= 0; Zlowin <= 0; NEG <=0;
        end
387
      neg4 : begin
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
389
        #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
390
        end
391
      not3 : begin
392
        #10 Grb <= 1; Rout <= 1; Zlowin <= 1; NOT <=1;
393
        #15 Grb <= 0; Rout <= 0; Zlowin <= 0; NOT <=0;
394
        end
395
      not4 : begin
396
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
397
        #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
399
        end
      ld3 : begin
400
        #10 Grb <= 1; BAout <= 1; Yin <= 1;
401
        #15 Grb <= 0; BAout <= 0; Yin <= 0;
402
       end
403
      ld4 : begin
404
        #10 Cout <= 1; Zlowin <= 1; ADD <= 1;
405
        #15 Cout <= 0; Zlowin <= 0; ADD <= 0;
406
        end
```

```
ld5 : begin
408
        #10 Zlowout <= 1; MARin <= 1;
409
        #15 Zlowout <= 0; MARin <= 0;
410
411
      ld6 : begin
412
       #10 Read <= 1; MDRin <= 1;
413
        #15 Read <= 0; MDRin <= 0;
414
415
        end
      ld7 : begin
416
        #10 MDRout <= 1; Gra <= 1; Rin <= 1;
417
        #15 MDRout <= 0; Gra <= 0; Rin <= 0;
418
        end
419
      ldi3 : begin
420
        #10 Grb <= 1; BAout <= 1; Yin <= 1;
421
        #15 Grb <= 0; BAout <= 0; Yin <= 0;
422
        end
      ldi4 : begin
        #10 Cout <= 1; Zlowin <= 1; ADD <= 1;
425
        #15 Cout <= 0; Zlowin <= 0; ADD <= 0;
426
427
        end
      ldi5 : begin
428
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
429
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
430
        end
431
      st3 : begin
432
        #10 Grb <= 1; Rout <= 1; Yin <= 1; BAout <=1;
433
        #15 Grb <= 0; Rout <= 0; Yin <= 0; BAout <=0;
434
        end
      st4 : begin
436
        #10 Cout <= 1; Zlowin <= 1; ADD <= 1;
437
        #15 Cout <= 0; Zlowin <= 0; ADD <= 0;
438
        end
439
      st5 : begin
440
        #10 Zlowout <= 1; MARin <= 1;
441
        #15 Zlowout <= 0; MARin <= 0;
442
        end
443
      st6 : begin
444
        #10 Gra <= 1; Rout <= 1; MDRin <= 1;
        #15 Gra <= 0; Rout <= 0; MDRin <= 0;
447
        end
      st7 : begin
448
        #10 MDRout <= 1; Write <= 1;
449
        #15 MDRout <= 0; Write <= 0;
450
        end
451
      branch3 : begin
452
        #10 Gra <= 1; Rout <= 1; con_in <= 1;
453
        #15 Gra <= 0; Rout <= 0; con_in <= 0;
454
455
      branch4 : begin
456
        #10 PCout <= 1; Yin <= 1;
457
        #10 PCout <= 0; Yin <= 0;
458
459
      branch5 : begin
460
        #10 Cout <= 1; Zlowin <= 1; ADD <= 1;
461
        #15 Cout <= 0; Zlowin <= 0; ADD <= 0;
462
463
      branch6 : begin
464
        if ( Con_FF ) begin
465
          #10 Zlowout <= 1; PC_enable <= 1;
```

```
#15 Zlowout <= 0; PC_enable <= 0;
467
          end
468
        end
469
      jr3 : begin
470
        #10 Gra <= 1; Rout <= 1; PCin <= 1;
471
        #15 Gra <= 0; Rout <= 0; PCin <= 0;
472
473
      jal3 : begin
474
        \#10 R15_enable <= 1; PCout <= 1;
475
        #15 R15_enable <= 0; PCout <= 0;
476
477
      jal4 : begin
478
        #10 Gra <= 1; Rout <= 1; PCin <= 1;
479
        #15 Gra <= 0; Rout <= 0; PCin <= 0;
480
481
      in3 : begin
482
        #10 Gra <= 1; Rin <= 1; inPortOut <= 1;
483
        #15 Gra <= 0; Rin <= 0; inPortOut <= 0;
484
        end
485
      out3 : begin
486
        #10 Gra <= 1; Rout <= 1; outPortIn <= 1;
487
        #15 Gra <= 0; Rout <= 0; outPortIn <= 0;
488
        end
489
      mfhi3 : begin
490
        #10 Gra <= 1; Rin <= 1; highout <= 1;
491
        #15 Gra <= 0; Rin <= 0; highout <= 0;
492
493
      mflo3 : begin
        #10 Gra <= 1; Rin <= 1; lowout <= 1;
495
        #15 Gra <= 0; Rin <= 0; lowout <= 0;
496
497
        end
      nop3 : begin end // nothing
498
      halt3 : Run <= 0; // no Run
499
          default : begin end
500
        endcase
501
      end
502
     endmodule
```

A.2 Datapath

```
1
   module datapath (input Clock, Reset, Stop );
    wire Rin , Rout , BAout , Cout , Gra , Grb , Grc;
4
    wire PCOut , MDRout , Zhighout , Zlowout , Zhighin , Zlowin , highin ,
   highout , lowout ;
    wire MARin , PCin , MDRin , IRin , Yin , con_in , IncPC ;
    wire outPortIn , inPortOut , inPortIn ;
    wire Read , Write , Clear , Run , PC_enable , R15_enable ;
    wire ADD , SUB , SHR , SHL , ROR , ROL , AND , OR , MUL , DIV , NEG , NOT;
10
    wire [11:0] CONTROL;
11
    assign CONTROL [0] = AND;
12
    assign CONTROL [1] = OR;
13
    assign CONTROL [2] = ADD;
14
   assign CONTROL [3] = SUB;
15
   assign CONTROL [4] = NEG;
   assign CONTROL [5] = NOT;
   assign CONTROL [6] = SHL;
```

```
assign CONTROL [7] = SHR;
19
    assign CONTROL [8] = ROL;
20
    assign CONTROL [9] = ROR;
21
    assign CONTROL [10] = MUL;
22
    assign CONTROL [11] = DIV;
23
    wire [31:0] Bus_Mux_Out ; // output of bus
    wire [31:0] BusMuxIn_R0 , BusMuxIn_R1 , BusMuxIn_R2 , BusMuxIn_R3 ,
26
             BusMuxIn_R4 , BusMuxIn_R5 , BusMuxIn_R6 , BusMuxIn_R7 , BusMuxIn_R8
             BusMuxIn_R9 , BusMuxIn_R10 , BusMuxIn_R11 , BusMuxIn_R12 ,
28
                 BusMuxIn_R13 ,
             BusMuxIn_R14 , BusMuxIn_R15 , BusMuxIn_Z_HI , BusMuxIn_Z_LO ,
29
                 BusMuxIn_HI ,
             BusMuxIn_LO , BusMuxIn_PC , BusMuxIn_IR , BusMuxIn_IN_PORT ,
30
             BusMuxIn_OUT_PORT , BusMuxIn_MDR ; // register " storage "
31
    wire [31:0] ZOut_HI , ZOut_LO ; // ALU output
33
34
    wire [31:0] Y_contents ;
35
36
    wire [31:0] CSignExtended ;
37
38
39
    wire [8:0] mar_out ;
40
41
42
    wire R15in;
    assign R15in = R15_enable | RXin [15];
43
44
    wire PCin_or_enable ;
45
    assign PCin_or_enable = PCin | PC_enable ;
46
47
    wire [31:0] R0_out;
48
    assign R0_out = BAout ? 0 : BusMuxIn_R0 ;
49
50
    // 15 Registers
51
    register_zero #(0) RO (Clock , Clear , BAout , Bus_Mux_Out , RXin [0] ,
52
        BusMuxIn_R0 );
    \label{eq:register} \textbf{Register \#(0)} \ \ \textbf{R1} \ \ \ \ \ \ \\ \textbf{Clock , Clear , Bus\_Mux\_Out , RXin [1] , BusMuxIn\_R1 );}
53
        //preloads 133 into R1 (hex 85)
    Register #(0) R2 (Clock , Clear , Bus_Mux_Out , RXin [2] , BusMuxIn_R2 );
54
        //preloads 1 into R2
    Register #(0) R3 (Clock , Clear , Bus_Mux_Out , RXin [3] , BusMuxIn_R3 );
55
    \label{eq:register} \textbf{Register \#(0)} \ \ \textbf{R4} \ \ \ \ \textbf{(Clock , Clear , Bus\_Mux\_Out , RXin [4] , BusMuxIn\_R4 );}
56
    \label{eq:register} \textbf{Register \#(0) R5 (Clock , Clear , Bus\_Mux\_Out , RXin [5] , BusMuxIn\_R5 );}
57
    \label{eq:register} \textbf{Register \#(0) R6 (Clock , Clear , Bus\_Mux\_Out , RXin [6] , BusMuxIn\_R6 );}
58
    59
    Register #(0) R8 (Clock , Clear , Bus_Mux_Out , RXin [8] , BusMuxIn_R8 ); Register #(0) R9 (Clock , Clear , Bus_Mux_Out , RXin [9] , BusMuxIn_R9 );
60
61
    Register #(0) R10 (Clock , Clear , Bus_Mux_Out , RXin [10] , BusMuxIn_R10 )
62
    Register #(0) R11 (Clock , Clear , Bus_Mux_Out , RXin [11] , BusMuxIn_R11 )
63
    Register #(0) R12 (Clock, Clear, Bus_Mux_Out, RXin [12], BusMuxIn_R12)
64
    Register #(0) R13 (Clock, Clear, Bus_Mux_Out, RXin [13], BusMuxIn_R13)
65
    Register #(0) R14 (Clock , Clear , Bus_Mux_Out , RXin [14] , BusMuxIn_R14 )
```

```
Register #(0) R15 (Clock , Clear , Bus_Mux_Out , R15in , BusMuxIn_R15 );
67
68
    // High and Low Register Used in Multiplication and Division
69
    Register HI (Clock , Clear , Bus_Mux_Out , highin , BusMuxIn_HI );
70
    Register LO (Clock , Clear , Bus_Mux_Out , lowin , BusMuxIn_LO );
71
    Register Z_HI (Clock , Clear , ZOut_HI , Zhighin , BusMuxIn_Z_HI );
73
    Register Z_LO (Clock , Clear , ZOut_LO , Zlowin , BusMuxIn_Z_LO );
74
75
    /* PC TR Y */
76
    Register #(0) PC (Clock , Clear , Bus_Mux_Out , PCin_or_enable ,
77
        BusMuxIn_PC ); //preload address 1 in PC
    Register #(0) IR (Clock , Clear , Bus_Mux_Out , IRin , BusMuxIn_IR );
78
    Register #(0) Y (Clock , Clear , Bus_Mux_Out , Yin , Y_contents );
79
80
    /* I/O */
81
    inputPort #(0) IN_PORT (Clock , Clear , inPortIn , from_input_unit,
        BusMuxIn_IN_PORT );
    outputPort OUT_PORT (Clock , Clear , outPortIn , Bus_Mux_Out ,
83
        to_output_unit )
84
85
     Bus bus (.RO_out(RXout[0]), .R1_out(RXout [1]), .R2_out(RXout [2]), .
86
         R3_out(RXout [3]), .R4_out(RXout [4]), .R5_out(RXout [5]), .R6_out(
         RXout [6]),
      .R7_out(RXout[7]), .R8_out(RXout [8]), .R9_out(RXout[9]) , .R10_out(RXout
         [10]), .R11_out(RXout[11]), .R12_out(RXout [12]), .R13_out(RXout[13]),
      .R14_out ( RXout [14]) , .R15_out(RXout[15]), .HI_out(highout), .L0_out(
         lowout), .Z_high_out(Zhighout), . Z_low_out(Zlowout), .PC_out(PCOut),
      .MDR_out(MDRout), .In_Portout ( inPortOut ), .C_out(Cout), .BusMuxIn_RO(
         RO_out), .BusMuxIn_R1(BusMuxIn_R1), .BusMuxIn_R2(BusMuxIn_R2), .
         BusMuxIn_R3(BusMuxIn_R3),
     .BusMuxIn_R4(BusMuxIn_R4), .BusMuxIn_R5(BusMuxIn_R5), .BusMuxIn_R6(
         BusMuxIn_R6), .BusMuxIn_R7(BusMuxIn_R7), .BusMuxIn_R8(BusMuxIn_R8), .
         BusMuxIn_R9(BusMuxIn_R9),
      .BusMuxIn_R10(BusMuxIn_R10), .BusMuxIn_R11(BusMuxIn_R11), .BusMuxIn_R12(
91
         BusMuxIn_R12), .BusMuxIn_R13(BusMuxIn_R13), .BusMuxIn_R14(BusMuxIn_R14
         ), .BusMuxIn_R15(BusMuxIn_R15),
      .BusMuxIn_HI(BusMuxIn_HI), .BusMuxIn_LO(BusMuxIn_LO), .BusMuxIn_Z_HI(
         BusMuxIn_Z_HI), .BusMuxIn_Z_LO(BusMuxIn_Z_LO), .BusMuxIn_PC(
         BusMuxIn_PC), .BusMuxIn_MDR(BusMuxIn_MDR),
      .BusMuxIn_IN_PORT(BusMuxIn_IN_PORT), .C_Sign_Extended(CSignExtended), .
93
         BusMuxOut(Bus_Mux_Out));
94
   ALU alu (.A( Y_contents ), .B( Bus_Mux_Out ), . C_LO ( ZOut_LO ), . C_HI (
95
       ZOut_HI ), .cntrl(CONTROL), .IncPC(IncPC));
96
   MDR mdr (. Read ( Read ), .clk ( Clock ), .clr ( Clear ), . MDRin ( MDRin ),
97
        . BusMuxOut(Bus_Mux_Out ), . Mdatain ( mdr_data_in ), . MDRout (
       BusMuxIn_MDR ));
98
   select_and_encode IR_select (Gra , Grb , Grc , Rin , Rout , BAout ,
100
       BusMuxIn_IR , RXin , RXout , CSignExtended );
101
   con_ff con_logic (con_in , BusMuxIn_IR [22:19] , Bus_Mux_Out , toControlUnit
102
        );
   MAR mar ( Bus_Mux_Out , MARin , Clock , Clear , mar_out );
```

```
105
   ram ram_inst (. address ( mar_out ), . clock ( Clock ), . data (
       BusMuxIn_MDR ), .wren ( Write ), .q( mdr_data_in ));
107
   ControlUnit CPU (. Read ( Read ), . Write ( Write ), .Run(Run), . Clear (
       Clear ), .PC_enable ( PC_enable ), .R15_enable ( R15_enable ), .Gra(Gra
       ), .Grb(Grb), .Grc(Grc), .Rin(Rin), .Rout(Rout), .PCout(PCOut), .MDRout(
       MDRout), .Zhighout(Zhighout), .Zlowout(Zlowout), .highout(highout), .
       lowout(lowout), .Zhighin(Zhighin), . Zlowin ( Zlowin ), . highin (
       highin ), . lowin (
   lowin ), . PCin ( PCin ), . IRin ( IRin ), .Yin(Yin), . MDRin ( MDRin ), .
       MARin (
   MARin ), . outPortIn ( outPortIn ), . inPortOut ( inPortOut ), . Cout ( Cout
110
        ), .
  BAout (BAout), . con_in (con_in), . IncPC (IncPC),
   .ADD(ADD), .SUB(SUB), .SHR(SHR), .SHL(SHL), .ROR(ROR), .ROL(ROL), .AND(AND
  ), .OR(OR), .MUL(MUL), .DIV(DIV), .NEG(NEG), .NOT(NOT),
   .IR( BusMuxIn_IR ), . Clock ( Clock ), . Reset ( Reset ), . Stop ( Stop ), .
        Con_FF (
toControlUnit ));
   A.3 Bus
 nodule Bus (RO_out, R1_out, R2_out, R3_out, R4_out, R5_out, R6_out, R7_out,
       R8_out, R9_out, R10_out, R11_out, R12_out, R13_out, R14_out, R15_out,
       HI_out, LO_out, Z_high_out, Z_low_out, PC_out, MDR_out, In_Portout,
       C_out, BusMuxIn_R0, BusMuxIn_R1, BusMuxIn_R2, BusMuxIn_R3, BusMuxIn_R4,
       BusMuxIn_R5, BusMuxIn_R6, BusMuxIn_R7, BusMuxIn_R8, BusMuxIn_R9,
       BusMuxIn_R10, BusMuxIn_R11, BusMuxIn_R12, BusMuxIn_R13, BusMuxIn_R14,
       BusMuxIn_R15, BusMuxIn_HI, BusMuxIn_L0, BusMuxIn_Z_HI, BusMuxIn_Z_L0,
       BusMuxIn_PC, BusMuxIn_MDR, BusMuxIn_IN_PORT, C_Sign_Extended, BusMuxOut
       );
       input wire RO_out, R1_out, R2_out, R3_out, R4_out, R5_out, R6_out,
           R7_out, R8_out, R9_out, R10_out, R11_out, R12_out, R13_out, R14_out
           , R15_out, HI_out, L0_out, Z_high_out, Z_low_out, PC_out, MDR_out,
           In_Portout, C_out;
       input [31:0] BusMuxIn_R0, BusMuxIn_R1, BusMuxIn_R2, BusMuxIn_R3,
           BusMuxIn_R4, BusMuxIn_R5, BusMuxIn_R6, BusMuxIn_R7, BusMuxIn_R8,
           BusMuxIn_R9, BusMuxIn_R10, BusMuxIn_R11, BusMuxIn_R12, BusMuxIn_R13,
            BusMuxIn_R14, BusMuxIn_R15, BusMuxIn_HI, BusMuxIn_LO, BusMuxIn_Z_HI
           , BusMuxIn_Z_LO, BusMuxIn_PC, BusMuxIn_MDR, BusMuxIn_IN_PORT,
           C_Sign_Extended;
       output reg [31:0] BusMuxOut;
       reg [4:0] encoderOut;
 9
10
       always @ (*)
11
       begin
12
           if (C_out) BusMuxOut = C_Sign_Extended; else
13
           if (In_Portout) BusMuxOut = BusMuxIn_IN_PORT; else
14
                           BusMuxOut = BusMuxIn_MDR; else
           if (MDR_out)
15
           if (PC_out)
                            BusMuxOut = BusMuxIn_PC; else
16
           if (Z_low_out) BusMuxOut = BusMuxIn_Z_LO; else
           if (Z_high_out) BusMuxOut = BusMuxIn_Z_HI; else
           if (LO_out)
                           BusMuxOut = BusMuxIn_LO; else
           if (HI_out)
                           BusMuxOut = BusMuxIn_HI; else
20
```

```
if (R15_out)
                            BusMuxOut = BusMuxIn_R15; else
21
                            BusMuxOut = BusMuxIn_R14; else
           if (R14_out)
22
                            BusMuxOut = BusMuxIn_R13; else
           if (R13_out)
23
           if (R12_out)
                            BusMuxOut = BusMuxIn_R12; else
24
                            BusMuxOut = BusMuxIn_R11; else
           if (R11_out)
                            BusMuxOut = BusMuxIn_R10; else
           if (R10_out)
                            BusMuxOut = BusMuxIn_R9; else
           if (R9_out)
           if (R8_out)
                            BusMuxOut = BusMuxIn_R8; else
           if (R7_out)
                            BusMuxOut = BusMuxIn_R7; else
29
           if (R6_out)
                            BusMuxOut = BusMuxIn_R6; else
30
           if (R5_out)
                            BusMuxOut = BusMuxIn_R5; else
31
           if (R4_out)
                            BusMuxOut = BusMuxIn_R4; else
32
           if (R3_out)
                            BusMuxOut = BusMuxIn_R3; else
33
           if (R2_out)
                            BusMuxOut = BusMuxIn_R2; else
34
           if (R1_out)
                            BusMuxOut = BusMuxIn_R1; else
35
           if (R0_out)
                            BusMuxOut = BusMuxIn_R0; else
                            BusMuxOut = C_Sign_Extended;
       end
38
39
40 endmodule
   A.4 Register Zero
  module register_zero #(parameter VAL = 0)(input clk, clr, BAout, input
       [31:0] BusMuxOut, input ROin, output reg [31:0] BusMuxIn_RO);
       always@(posedge clk or negedge clr)
3
       begin
           if(clr == 0) BusMuxIn_R0 = 0;
           else if (BAout == 0) BusMuxIn_R0 = 0;
           else if(ROin) BusMuxIn_RO <= BusMuxOut;</pre>
       initial BusMuxIn_RO = VAL; // assigns initial value
   endmodule
         Arithmetic Logic Unit
   A.5
1 module ALU (input [31:0] A, B, output reg [31:0] C_LO, C_HI, input wire [3:0]
      cntrl, input IncPC);
2
     wire [63:0] div_quotient;
3
     wire [63:0] booth_result;
5
     div restoring_div(.quotient_and_remainder(div_quotient), .dividend(A), .
         divisor(B));
     mul booth (booth_result, A, B);
9
10
     always @(*) begin
11
       C_LO = 0;
12
       C_HI = 0;
13
       if (IncPC) C_LO = B + 1; // increases program counter
14
       else begin
15
         case(cntrl)
16
           11 : begin // division
```

C_LO = div_quotient[31:0]; C_HI = div_quotient[63:32];

10 : begin // multiplication

end

19

20

21

```
C_LO = booth_result[31:0];
22
                   C_HI = booth_result [63:32];
23
                 end
24
                : C_LO = A \gg B \mid A \ll (32 - B); // rotate right
25
                : C_LO = A << B | A >> (32 - B); // rotate left
            8
                     C_LO = A >>> B; // right arithmetic shift - A = how many
                shifts, B = the number you want to shift : C_LO = A <<< B; // left arithmatic shift - A = how many
                shifts, B = the number you want to shift
                     C_LO = ^B; // logical not
            5
29
                     C_LO = -B; //negation function
            4
30
                     C_LO = A - B;
            3
31
                     C_LO = A + B;
32
                     C_LO = A \mid B;
33
                     C_LO = A & B;
34
            default : begin end
          endcase
37
        end
     end
  endmodule
```

B Select and Encode

```
1 module select_and_encode (Gra, Grb, Grc, Rin, Rout, BAout, IR, RXin, RXout,
       CSignExtended);
2
       input Gra, Grb, Grc, Rin, Rout, BAout; // from CPU
3
       input [31:0] IR;
4
       output reg [15:0] RXin, RXout; // Registers 0 - 15 in/out
       output [31:0] CSignExtended;
       reg [3:0] selected_register;
       always @(Gra, Grb, Grc, IR, BAout, Rin, Rout) // are these the right
10
           thingsin the sensitivity list
       begin
11
           RXout = 0;
12
           RXin = 0;
13
           selected_register = 0;
14
15
           // Select
16
           if (Gra == 1) selected_register = IR[26:23]; else
17
           if (Grb == 1) selected_register = IR[22:19]; else
           if (Grc == 1) selected_register = IR[18:15];
20
           if (BAout == 1|| Rout == 1) begin
21
               RXout[selected_register] = 1;
22
           end else
23
           if (Rin) begin
24
               RXin[selected_register] = 1;
25
26
       end
       assign CSignExtended = $signed(IR[18:0]);
31 endmodule
```

C Memory Subsystem

C.1 RAM

```
// megafunction wizard: %RAM: 1-PORT%
  // GENERATION: STANDARD
3 // VERSION: WM1.0
4 // MODULE: altsyncram
  // -----
  // File Name: ram.v
  // Megafunction Name(s):
       altsyncram
  //
11 // Simulation Library Files(s):
12 // altera_mf
15 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16 //
17 // 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version
19
21 //Copyright (C) 1991-2013 Altera Corporation
22 //Your use of Altera Corporation's design tools, logic functions
^{23} //and other software and tools, and its AMPP partner logic
24 //functions, and any output files from any of the foregoing
_{25} //(including device programming or simulation files), and any
26 //associated documentation or information are expressly subject
27 //to the terms and conditions of the Altera Program License
  //Subscription Agreement, Altera MegaCore Function License
  //Agreement, or other applicable license agreement, including,
  //without limitation, that your use is for the sole purpose of
  //programming logic devices manufactured by Altera and sold by
  //Altera or its authorized distributors. Please refer to the
  //applicable agreement for further details.
  // synopsys translate_off
  'timescale 1 ps / 1 ps
 // synopsys translate_on
 module ram (
39
   address,
40
  clock,
41
  data,
42
   wren,
43
    q);
45
   input [8:0] address;
   input clock;
47
   input [31:0] data;
48
    input wren;
output [31:0] q;
49
50
  'ifndef ALTERA_RESERVED_QIS
  // synopsys translate_off
  'endif
   tri1
           clock;
55 'ifndef ALTERA_RESERVED_QIS
```

```
56 // synopsys translate_on
   'endif
57
58
     wire [31:0] sub_wire0;
59
     wire [31:0] q = sub_wire0[31:0];
61
     altsyncram altsyncram_component (
           .address_a (address),
63
           .clock0 (clock),
64
           .data_a (data),
65
           .wren_a (wren),
66
           .q_a (sub_wire0),
67
           .aclr0 (1'b0),
68
           .aclr1 (1'b0),
69
           .address_b (1'b1),
70
           .addressstall_a (1'b0),
           .addressstall_b (1'b0),
           .byteena_a (1'b1),
73
           .byteena_b (1'b1),
74
           .clock1 (1'b1),
75
           .clocken0 (1'b1),
76
           .clocken1 (1'b1),
77
           .clocken2 (1'b1),
78
           .clocken3 (1'b1),
79
           .data_b (1'b1),
80
81
           .eccstatus (),
           .q_b (),
           .rden_a (1'b1),
84
           .rden_b (1'b1),
           .wren_b (1'b0));
85
     defparam
86
       altsyncram_component.clock_enable_input_a = "BYPASS",
87
       altsyncram_component.clock_enable_output_a = "BYPASS",
88
   'ifdef NO_PLI
89
       altsyncram_component.init_file = "ram.rif"
90
91
       altsyncram_component.init_file = "ram.hex"
   'endif
94
       altsyncram_component.intended_device_family = "Cyclone_IIII",
95
       altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
96
       altsyncram_component.lpm_type = "altsyncram",
97
       altsyncram_component.numwords_a = 512,
98
       altsyncram_component.operation_mode = "SINGLE_PORT",
99
       altsyncram_component.outdata_aclr_a = "NONE",
100
       altsyncram_component.outdata_reg_a = "UNREGISTERED";
101
       altsyncram_component.power_up_uninitialized = "FALSE",
102
       altsyncram_component.read_during_write_mode_port_a = "DONT_CARE",
103
       altsyncram_component.widthad_a = 9,
       altsyncram_component.width_a = 32,
105
       altsyncram_component.width_byteena_a = 1;
106
107
108
   endmodule
109
110
112 // CNX file retrieval info
113 // -----
114 // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "O"
```

```
115 // Retrieval info: PRIVATE: AclrAddr NUMERIC "O"
116 // Retrieval info: PRIVATE: AclrByte NUMERIC "O"
   // Retrieval info: PRIVATE: AclrData NUMERIC "O"
   // Retrieval info: PRIVATE: AclrOutput NUMERIC "O"
   // Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "O"
   // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
   // Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
   // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "O"
123 // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "O"
124 // Retrieval info: PRIVATE: Clken NUMERIC "O"
125 // Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
126 // Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "O"
127 // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
128 // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "O"
129 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
130 // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "O"
131 // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
132 // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "O"
133 // Retrieval info: PRIVATE: MIFfilename STRING "ram.hex"
134 // Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "512"
135 // Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "O"
136 // Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "2"
  // Retrieval info: PRIVATE: RegAddr NUMERIC "1"
   // Retrieval info: PRIVATE: RegData NUMERIC "1"
   // Retrieval info: PRIVATE: RegOutput NUMERIC "O"
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
   // Retrieval info: PRIVATE: SingleClock NUMERIC "1"
   // Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
   // Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "O"
   // Retrieval info: PRIVATE: WidthAddr NUMERIC "9"
   // Retrieval info: PRIVATE: WidthData NUMERIC "32"
   // Retrieval info: PRIVATE: rden NUMERIC "O"
   // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
  // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
  // Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
  // Retrieval info: CONSTANT: INIT_FILE STRING "ram.hex"
  // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
  // Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
  // Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
154 // Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "512"
155 // Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
156 // Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
  // Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED"
   // Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
158
   // Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "DONT_CARE
159
   // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "9"
   // Retrieval info: CONSTANT: WIDTH_A NUMERIC "32"
   // Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
   // Retrieval info: USED_PORT: address 0 0 9 0 INPUT NODEFVAL "address[8..0]"
   // Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
   // Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL "data[31..0]"
   // Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL "q[31..0]"
  // Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
167
  // Retrieval info: CONNECT: @address_a 0 0 9 0 address 0 0 9 0
  // Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0 0
170 // Retrieval info: CONNECT: @data_a 0 0 32 0 data 0 0 32 0
171 // Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
_{172} // Retrieval info: CONNECT: q 0 0 32 0 @q_a 0 0 32 0
```

```
173 // Retrieval info: GEN_FILE: TYPE_NORMAL ram.v TRUE
174  // Retrieval info: GEN_FILE: TYPE_NORMAL ram.inc FALSE
175  // Retrieval info: GEN_FILE: TYPE_NORMAL ram.cmp FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL ram.bsf FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL ram_inst.v TRUE
   // Retrieval info: GEN_FILE: TYPE_NORMAL ram_bb.v FALSE
179 // Retrieval info: LIB_FILE: altera_mf
    C.2 Memory Address Register
   module MAR(input [31:0] BusMuxOut, input MARin, clk, clr, output reg [8:0]
       Address);
        always@(posedge clk or negedge clr)
            if(clr == 0) Address <= 0;</pre>
            else if(MARin) Address <= BusMuxOut[8:0];</pre>
        end
 7 endmodule
    C.3 Memory Data Register
 1 module MDR (input Read, clr, clk, MDRin, input [31:0] BusMuxOut, Mdatain,
       output reg [31:0] MDRout);
        always@(posedge clk or negedge clr)
            if(clr == 0) MDRout <= 0; // 32'h0000_0000 zero also works</pre>
            else if(MDRin) MDRout <= Read ? Mdatain : BusMuxOut;</pre>
   endmodule
         CON FF
    D
   module con_ff (con_in, IR, BusMuxOut, toControlUnit);
```

```
input con_in; // enable
                                                          input [3:0] IR;
                                                          input [31:0] BusMuxOut;
                                                         output reg toControlUnit; // this is PC + 1 + C (signExtended)
                                                        function triple_nor(input [31:0] BusMuxOut);
                                                                                          // as long as 1 bit is 1, return true. Since this is then put
                                                                                                                     through a NOT gate, it means % \left( 1\right) =\left( 1\right) \left( 1\right) +\left( 1\right) \left( 1\right) \left( 1\right) +\left( 1\right) \left( 1\right) \left
                                                                                          // as long as 1 bit is 1, return false
 10
                                                                                          // that is, if zero, return true
 11
                                                                                          triple_nor = (BusMuxOut == 0) ? 1 : 0;
  12
                                                          endfunction
  13
                                                          always @(posedge con_in) begin
  16
                                                        // Note: Nor with same input is a not. Negated again, it is the original
 17
                                                                                          if (con_in) begin
 18
                                                                                                                          case (IR[3:2])
 19
                                                                                                                                                           0: toControlUnit = triple_nor(BusMuxOut); // branch if zero
20
                                                                                                                                                           1: toControlUnit = !triple_nor(BusMuxOut); // branch if non
21
                                                                                                                                                                                       zero
```

E Input/Output Ports

E.1 Input Port

```
module inputPort #(parameter VAL = 0)(input clk, clr, strobe, input [31:0]
    inputUnit, output reg [31:0] busMuxIn_In_PortIn);
always@(posedge clk or negedge clr)
begin
    if(clr == 0) busMuxIn_In_PortIn <= 0;
    else if(strobe) busMuxIn_In_PortIn <= inputUnit;
end
initial busMuxIn_In_PortIn = VAL; // assigns initial value
endmodule

F. 2 Output Port</pre>
```

E.2 Output Port

```
module outputPort #(parameter VAL = 0) (input clk, clr, outPortIn, input
        [31:0] BusMuxOut, output reg [31:0] outputUnit);

always@(posedge clk or negedge clr)

begin

if(clr == 0) outputUnit <= 0;

else if(outPortIn) outputUnit <= BusMuxOut;

end

initial outputUnit = VAL; // assigns initial value

endmodule</pre>
```

F Ram Contents

F.1 Ram Inital Contents

```
8: 09980005 039 FFFFD C8000000 93900002 0 A080006 09 A00002 19918000 5
  BB80003
10: 83 B80000 8 BB80000 63 B8000F 6 B880003 29180000 11000058 38880000
  41100000
18: 51180000 48908000 11080067 21918000 30900000 0 A000005 0 A80001D 72
  A00000
20: BB800000 C3000000 7 AA00000 0 D200000 0 DA80002 0 E300000 0 EB80000
```

```
90: 00000000 1 CD60000 245 E8000 24 CC0000 9 F800000 00000000 00000000
00000000
20
36
41
44
45
46
47
56
57
```