$\rm ELEC374$ - Lab 3

Naod Dereje - 20103501, Thierry Jones - 20108349 ${\rm April}\ 12,\ 2021$

Contents

1	Components	3
	1.1 Select and Encode	3
	1.2 Memory Subsystem	3
	1.3 CON FF	3
	1.4 Input/Output Ports	3
2	Circuitry Demonstration	3
	2.1 Load Instructions	4
٨	General Components	5
А	A.1 Control Unit	5
	A.2 Datapath	13
	A.3 Bus	
		16
	A.4 Register Zero	17
	A.5 Arithmetic Logic Unit	17
В	Select and Encode	18
_	M Cl	10
C	Memory Subsystem	19
	C.1 RAM	19
	C.2 Memory Address Register	22
	C.3 Memory Data Register	22
D	CON FF	22
E	Input/Output Ports	23
	E.1 Input Port	23
	E.2 Output Port	$\frac{23}{23}$
	E.2 Output Fort	23
\mathbf{F}	Control Sequences	23
	F.1 st \$90, R1	23
	F.2 st \$90(R1), R1	24
	F.3 ld R1, \$85), R1	26
	F.4 ld R0, \$35(R1)	27
	F.5 ldi R1, \$85	28
	F.6 ldi R0, \$35(R1)	29
	F.7 brzr R2, 35	29
	F.8 brnz R2, 35	30
	F.9 brpl R2, 35	31
	F.10 brmi R2, 35	32
	F.11 jal R1	33
	F.12 jr R1	34
	F.13 in R1	35
	F.14 out R1	36
		36
	F.15 addi R2, R1, -5	
	F.16 and R2, R1 \$26	37
	F.17 ori R2, R1 \$26	38
	F.18 mfhi R2	39
	F.19 mflo R2	40

1 Components

The purpose of this lab was to design, simulate, implement and verify a simple RISC computer(Mini SRC), including the circuits associated with the logic behind: Select and Encode, Memory Subsystem, CON FF and Input/Output ports. Verilog was chosen over VHDL as it is better for more complex simulations. The verilog code for each of these components can be found in the Appendices.

1.1 Select and Encode

Select and Encode logic was used for load and store instruction as well as add, and, or instructions. The opcode that is read into Select and Encode is used to create the outputs for Ra, Rb, and Rc, in order to generate the GRa, GRb, GRc, which is the encoded to R0in-R15in and R0out-R15out registers. Their is also support for a sign-extended C value in the lower 19 bits of the instruction address.

1.2 Memory Subsystem

The memory subsystem was created using the Megafunction in Quartus to generate inputs and outputs for the RAM accordingly. In order to define the memory subsystem within our project, an instance of the RAM was created on our datapath, and was wired to the datapath using existing wires created in the previous lab. The RAM's memory is accessed through the corresponding hex file in the project, Which contains the opcodes for the instructions at the specififed memory slots. A detailed breakdown of the memory subsystem can be found at Appendix C.1.

1.3 CON FF

The conff logic is created to ensure that conditional logic such as the branch instruction are able to be executed. The instructions assocaited with the conditional logic are stored in I-formatting, with the second register holding the branching condition. The components for the con ff logic can be found at Appendix D.

1.4 Input/Output Ports

The input and output ports in the datapath allow for the bus to receive values from an input unit, as well as output values from the bus onto the output unit. In a real implementation of an I/O port instruction, the logic for these ports would be used to read from some input given to port, and give feedback to the system through some output such as updating the result of an arithmetic instruction, or the bit pattern after a bit shift or rotation was completed. The code for the input and output ports can be found at Appendix E.1 and Appendix E.2 respectively.

2 Circuitry Demonstration

To demonstrate the success of the RAM and memory interface logic, multiple testbenches were created to simulate each operation. The testbenches all have their own control sequences unique to every operation and can be found in the appendices. The following subsections of the cicuitry demonstration will detail the changes made in the test benches due to the control sequence changing as well as the waveforms generated by each simulation. Each instruction used to demonstrate the circuitry requires a specific OP Code. The following table shows the OP Code values stored in RAM initially, their address in RAM and also the instruction itself. For a full version of the initial RAM state, please see Appendix ??. Furthermore, in an effort to save paper, only the relevant signals were included for each instruction.

*Note that these instructions were tested before the rest, thus, the .hex file hadn't be completed. Thus, Appendix ?? and Appendix ?? have empty values in RAM where the OP Codes are for later tests.

Address (hex)	Instruction	Op code (hex)
28	ld R1, 85	00800085
29	ld R1, \$35(R0)	00800023
30	ldi R1,\$85	08800085
31	ldi R1, \$35(R0)	08800023
1*	st \$90, R1	10080090
1*	st \$90(R1), R1	10080090
8	addi R2, R1, \$-5	590FFFFB
9	andi R2, R1, \$26	61080026
a	ori R2, R1, \$26	69080026
30	in R1	A8800000
31	out R1	B0800000
20	brzr R2, 35	91000023
21	brnz R2, 35	91200023
22	brpl R2, 35	91400023
23	brmi R2, 35	91600023
18	jal R1	A0800000
19	jr R1	98800000

Figure 1: Table of relevant values in RAM initially

2.1 Load Instructions

Two load instructions were tested to ensure that the values are able to load from the RAM onto its appropriate register. The control sequences for $ld\ R1,\$85,\ ld\ R0,\ \$35(R1),\ ldi\ R1,\$85,\ ldi\ R0,\ \$35(R1)$ can be found in Appendices F.3, F.4, F.5, and F.6 respectively. The value 85_{16} and 35_{16} was preloaded into the memory initialization file in slots 85_{16} and 35_{16} for these instructions respectively. The specific opcodes for these instructions can be found in Figure 2, and the relevant address was loaded into the PC register. The value of 0_{16} was preloaded into register 1.

A General Components

A.1 Control Unit

```
1 module control_unit(
   output reg Gra,Grb, Grc, Rin, Rout, BAout, Cout, Zloout, Zhighout// here,
3
      you will define the inputs and outputs to your Control Unit
   Yin, Zin, PCout, IncPC, MARin, Read, Write, Clear, ADD, AND, SHR,
   input [31:0] IR,
6
   input Clock, Reset, Stop, Con_FF);
   parameter Initialize_Reset = -1 , Reset_state = 0 , fetch0 = 1 , fetch1 = 2
      , fetch2 = 3 , // basic
    // add
10
    add3 = 4 , add4 = 5 , add5 = 6 ,
11
    // sub
12
    sub3 = 7 , sub4 = 8 , sub5 = 9 ,
13
    // shr
14
    shr3 = 10 , shr4 = 11 , shr5 = 12 ,
15
    // shl
16
    sh13 = 13 , sh14 = 14 , sh15 = 15 ,
17
    // ror
   ror3 = 16 , ror4 = 17 , ror5 = 18 ,
20
    // rol
    rol3 = 19 , rol4 = 20 , rol5 = 21 ,
21
    // and
22
    and3 = 22 , and4 = 23 , and5 = 24 ,
23
    // or
24
    or3 = 25 , or4 = 26 , or5 = 27 ,
25
26
    // addi
27
   addi3 = 28 , addi4 = 29 , addi5 = 30 ,
28
    // andi
    andi3 = 31, andi4 = 32, andi5 = 33,
    // ori
    ori3 = 34 , ori4 = 35 , ori5 = 36 ,
31
    // mul
32
   mul3 = 37 , mul4 = 38 , mul5 = 39 , mul6 = 40 ,
33
    // div
34
   div3 = 41, div4 = 42, div5 = 43, div6 = 44,
35
   // neg
36
   neg3 = 45 , neg4 = 46 ,
37
   // not
    not3 = 47 , not4 = 48 ,
    // ld
    1d3 = 49 , 1d4 = 50 , 1d5 = 51 , 1d6 = 52 , 1d7 = 53 ,
41
    // ldi
42
    1di3 = 54 , 1di4 = 55 , 1di5 = 56 ,
43
    // st
44
    st3 = 57 , st4 = 58 , st5 = 59 , st6 = 60 , st7 = 61 ,
45
    // bracnh
46
    branch3 = 62, branch4 = 63, branch5 = 64, branch6 = 65,
47
    // jr
48
    jr3 = 76,
49
    // jal
    jal3 = 77 , jal4 = 78 ,
    // in
52
    in3 = 79,
53
```

```
// out
54
    out3 = 80,
55
    // mfhi
56
    mfhi3 = 81,
57
    // mflo
    mflo3 = 82,
    // nop
    nop3 = 83,
61
    // halt
62
    halt3 = 84;
63
64
    integer Present_state = Reset_state ;
65
66
    always@ ( posedge Clock , posedge Reset , posedge Stop )
67
     begin
68
        if( Reset ) Present_state = #50 Initialize_Reset ;
        if( Stop ) Present_state = halt3 ;
        else case ( Present_state )
71
          Initialize_Reset : #40 Present_state = Reset_state ;
72
          Reset_state : #50 Present_state = fetch0 ;
73
          fetch0 : #50 Present_state = fetch1 ;
74
          fetch1 : #50 Present_state = fetch2 ;
75
          fetch2: #50 begin
76
            case (IR [31:27])
77
            5 ' b00000 : Present_state = 1d3;
78
            5 ' b00001 : Present_state = ldi3;
            5 ' b00010 : Present_state = st3;
80
            5 ' b00011 : Present_state = add3;
81
            5 ' b00100 : Present_state = sub3;
82
            5 ' b00101 : Present_state = shr3;
83
            5 ' b00110 : Present_state = shl3;
84
            5 ' b00111 : Present_state = ror3;
85
            5 ' b01000 : Present_state = rol3;
86
            5 ' b01001 : Present_state = and3;
87
            5 ' b01010 : Present_state = or3;
88
            5 ' b01011 : Present_state = addi3
89
            5 ' b01100 : Present_state = andi3 ;
            5 ' b01101 : Present_state = ori3;
            5 ' b01110 : Present_state = mul3;
92
            5 ' b01111 : Present_state = div3;
93
            5 ' b10000 : Present_state = neg3;
94
            5 ' b10001 : Present_state = not3;
95
            5 ' b10010 : Present_state =branch3;
96
            5 ' b10011 : Present_state = jr3;
97
            5 ' b10100 : Present_state = jal3;
98
            5 ' b10101 : Present_state = in3;
99
            5 ' b10110 : Present_state = out3;
100
            5 ' b10111 : Present_state =mfhi3;
101
            5 ' b11000 : Present_state =mflo3;
102
            5 ' b11001 : Present_state = nop3;
103
            5 ' b11010 : Present_state = halt3;
104
            default : begin end
105
          endcase
106
        end
107
        add3 : #50 Present_state = add4 ;
108
        add4 : #50 Present_state = add5 ;
109
        add5 : #50 Present_state = fetch0 ;
110
        sub3 : #50 Present_state = sub4 ;
111
       sub4 : #50 Present_state = sub5 ;
112
```

```
sub5 : #50 Present_state = fetch0 ;
113
        shr3 : #50 Present_state = shr4 ;
114
        shr4 : #50 Present_state = shr5
115
        shr5 : #50 Present_state = fetch0 ;
116
        sh13 : #50 Present_state = sh14 ;
117
        shl4 : #50 Present_state = shl5
118
        shl5 : #50 Present_state = fetch0 ;
119
       ror3 : #50 Present_state = ror4 ;
120
       ror4 : #50 Present_state = ror5 ;
121
       ror5 : #50 Present_state = fetch0 ;
122
       rol3 : #50 Present_state = rol4 ;
123
       rol4 : #50 Present_state = rol5 ;
124
       rol5 : #50 Present_state = fetch0 ;
125
        and3 : #50 Present_state = and4 ;
126
        and4 : #50 Present_state = and5 ;
127
        and5 : #50 Present_state = fetch0 ;
128
        or3 : #50 Present_state = or4 ;
       or4 : #50 Present_state = or5 ;
130
       or5 : #50 Present_state = fetch0 ;
131
        addi3 : #50 Present_state = addi4 ;
132
        addi4 : #50 Present_state = addi5 ;
133
        addi5 : #50 Present_state = fetch0 ;
134
        andi3 : #50 Present_state = andi4 ;
135
        andi4 : #50 Present_state = andi5
136
        andi5 : #50 Present_state = fetch0 ;
137
        ori3 : #50 Present_state = ori4 ;
138
        ori4 : #50 Present_state = ori5
139
140
        ori5 : #50 Present_state = fetch0 ;
       mul3 : #50 Present_state = mul4 ;
141
       mul4 : #50 Present_state = mul5 ;
142
       mul5 : #50 Present_state = mul6 ;
143
       mul6 : #50 Present_state = fetch0 ;
144
        div3 : #50 Present_state = div4 ;
145
        div4 : #50 Present_state = div5 ;
146
        div5 : #50 Present_state = div6 ;
147
        div6 : #50 Present_state = fetch0 ;
148
       neg3 : #50 Present_state = neg4 ;
149
       neg4 : #50 Present_state = fetch0 ;
       not3 : #50 Present_state = not4 ;
151
       not4 : #50 Present_state = fetch0 ;
152
       ld3 : #50 Present_state = ld4 ;
153
        1d4 : #50 Present_state = 1d5 ;
154
        ld5 : #50 Present_state = ld6 ;
155
        1d6 : #50 Present_state = 1d7 ;
156
        ld7 : #50 Present_state = fetch0 ;
157
        ldi3 : #50 Present_state = ldi4 ;
158
        ldi4 : #50 Present_state = ldi5
159
        ldi5 : #50 Present_state = fetch0 ;
160
        st3 : #50 Present_state = st4 ;
161
        st4 : #50 Present_state = st5 ;
162
        st5 : #50 Present_state = st6 ;
163
        st6 : #50 Present_state = st7 ;
164
        st7 : #50 Present_state = fetch0 ;
165
        branch3 : #50 Present_state = branch4 ;
166
        branch4 : #50 Present_state = branch5 ;
167
        branch5 : #50 Present_state = branch6 ;
168
        branch6 : #50 Present_state = fetch0 ;
169
        jr3 : #50 Present_state = fetch0 ;
170
        jal3 : #50 Present_state = jal4 ;
171
```

```
jal4 : #50 Present_state = fetch0 ;
172
        in3 : #50 Present_state = fetch0 ;
173
        out3 : #50 Present_state = fetch0 ;
174
        mfhi3 : #50 Present_state = fetch0 ;
175
        mflo3 : #50 Present_state = fetch0 ;
        nop3 : #50 Present_state = fetch0 ;
        default : begin end
179
      endcase
180
    end
181
    always@ ( Present_state )
182
   begin
183
       case ( Present_state )
184
      Initialize_Reset : Clear <= 0;</pre>
185
      Reset_state : begin
186
        #10 Clear <= 0;
187
        #15 Clear <= 1;
188
        PCout <= 0; Zlowout <= 0; Zhighout <= 0;
189
        MDRout <= 0; // initialize the signals
190
        MARin <= 0; Zlowin <= 0; Zhighin <= 0;
191
        PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
192
        IncPC <= 0; Read <= 0; Write <= 0;</pre>
193
        highin <= 0; lowin <= 0;
194
        Cout <= 0; outPortIn <= 0; inPortOut <= 0;</pre>
195
        con_in <= 0;
196
197
        highout <= 0; lowout <= 0;
        ADD <= 0; SUB <= 0; SHR <= 0; SHL <= 0; ROR
198
        <= 0; ROL <= 0; AND <= 0; OR <= 0;
        MUL <= 0; DIV <= 0; NEG <= 0; NOT <= 0;
200
        BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0;
201
        Grb <= 0; Grc <= 0;
202
        R15_enable <= 0; PC_enable <= 0;
203
        Run <= 1;
204
        end
205
      fetch0 : begin
206
        #10 PCout <= 1; MARin <= 1; IncPC <= 1;
207
        Zlowin <= 1;</pre>
        #15 PCout <= 0; MARin <= 0; IncPC <= 0;
        Zlowin <= 0;</pre>
210
        end
211
212
      fetch1 : begin
        #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1;
213
        #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
214
        end
215
      fetch2 : begin
216
        #10 MDRout <= 1; IRin <= 1;
217
        #15 MDRout <= 0; IRin <= 0;
218
219
      add3 : begin
220
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
221
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
222
223
      add4 : begin
224
        #10 Grc <= 1; Rout <= 1; Zlowin <= 1; ADD <=1;
225
        #15 Grc <= 0; Rout <= 0; Zlowin <= 0; ADD <=0;
226
227
      add5 : begin
228
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
229
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
```

```
end
231
      sub3 : begin
232
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
233
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
234
235
      sub4 : begin
236
        #10 Grc <= 1; Rout <= 1; Zlowin <= 1; SUB <=1;
        #15 Grc <= 0; Rout <= 0; Zlowin <= 0; SUB <=0;
239
      sub5 : begin
240
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
241
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
242
243
      shr3 : begin
244
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
245
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
      shr4 : begin
248
       #10 Grc <= 1; Rout <= 1; Zlowin <= 1; SHR <=1;
249
        #15 Grc <= 0; Rout <= 0; Zlowin <= 0; SHR <=0;
250
        end
251
      shr5 : begin
252
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
253
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
254
        end
255
      shl3 : begin
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
259
        end
      shl4 : begin
260
        #10 Grc <= 1; Rout <= 1; Zlowin <= 1; SHL <=1;
261
        #15 Grc <= 0; Rout <= 0; Zlowin <= 0; SHL <=0;
262
       end
263
      shl5 : begin
264
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
265
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
266
      ror3 : begin
       #10 Grb <= 1; Rout <= 1; Yin <= 1;
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
270
271
       end
      ror4 : begin
272
       #10 Grc <= 1; Rout <= 1; ROR <= 1; Zlowin <=1;
273
        #15 Grc <= 0; Rout <= 0; ROR <= 0; Zlowin <=0;
274
       end
275
      ror5 : begin
276
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
277
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
278
        end
279
      rol3 : begin
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
282
       end
283
      rol4 : begin
284
        #10 Grc <= 1; Rout <= 1; ROL <= 1; Zlowin <=1;
285
        #15 Grc <= 0; Rout <= 0; ROL <= 0; Zlowin <=0;
286
       end
287
288
     rol5 : begin
       #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
```

```
#15 Zlowout <= 0; Gra <= 0; Rin <= 0;
290
        end
291
      and3 : begin
292
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
293
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
294
295
      and4 : begin
       #10 Grc <= 1; Rout <= 1; AND <= 1; Zlowin <=1;
297
        #15 Grc <= 0; Rout <= 0; AND <= 0; Zlowin <=0;
298
299
       end
      and5 : begin
300
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
301
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
302
       end
303
      or3 : begin
304
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
307
       end
      or4 : begin
308
       #10 Grc <= 1; Rout <= 1; OR <= 1; Zlowin <=1;
309
        #15 Grc <= 0; Rout <= 0; OR <= 0; Zlowin <=0;
310
       end
311
     or5 : begin
312
       #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
313
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
314
315
        end
316
      addi3 : begin
       #10 Grb <= 1; Rout <= 1; Yin <= 1;
317
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
319
       end
      addi4 : begin
320
       #10 Cout <= 1; Zlowin <= 1; ADD <= 1;
321
        #15 Cout <= 0; Zlowin <= 0; ADD <= 0;
322
       end
323
      addi5 : begin
324
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
325
        #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
       end
      andi3 : begin
       #10 Grb <= 1; Rout <= 1; Yin <= 1;
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
330
        end
331
      andi4 : begin
332
        #10 Cout <= 1; Zlowin <= 1; AND <= 1;
333
        #15 Cout <= 0; Zlowin <= 0; AND <= 0;
334
335
      andi5 : begin
336
       #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
337
        #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
338
        end
      ori3 : begin
340
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
341
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
342
       end
343
      ori4 : begin
344
        #10 Cout <= 1; Zlowin <= 1; OR <= 1;
345
        #15 Cout <= 0; Zlowin <= 0; OR <= 0;
346
347
       end
     ori5 : begin
```

```
#10 Zlowout <= 1; Gra <= 1; Rin <= 1;
349
        #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
350
        end
351
      mul3 : begin
352
        #10 Grb <= 1; Rout <= 1; Yin <= 1;
353
        #15 Grb <= 0; Rout <= 0; Yin <= 0;
354
      mul4 : begin
356
        #10 Gra <= 1; Rout <= 1; MUL <= 1; Zlowin <=1; Zhighin <= 1;
357
        #35 Gra <= 0; Rout <= 0; MUL <= 0; Zlowin <=0; Zhighin <= 0;
358
359
      mul5 : begin
360
        #10 Zlowout <= 1; lowin <= 1;
361
        #15 Zlowout <= 0; lowin <= 0;
362
363
      mul6 : begin
364
        #10 Zhighout <= 1; highin <= 1;
        #15 Zhighout <= 0; highin <= 0;
366
367
        end
      div3 : begin
368
        #10 Gra <= 1; Rout <= 1; Yin <= 1;
369
        #15 Gra <= 0; Rout <= 0; Yin <= 0;
370
        end
371
      div4 : begin
372
        #10 Grb <= 1; Rout <= 1; DIV <= 1; Zlowin <=1; Zhighin <= 1;
373
        #35 Grb <= 0; Rout <= 0; DIV <= 0; Zlowin <=0; Zhighin <= 0;
374
375
      div5 : begin
        #10 Zlowout <= 1; lowin <= 1;
377
        #15 Zlowout <= 0; lowin <= 0;
378
379
        end
      div6 : begin
380
        #10 Zhighout <= 1; highin <= 1;
381
        #15 Zhighout <= 0; highin <= 0;
382
        end
383
      neg3 : begin
384
        #10 Grb <= 1; Rout <= 1; Zlowin <= 1; NEG <=1;
385
        #15 Grb <= 0; Rout <= 0; Zlowin <= 0; NEG <=0;
        end
387
      neg4 : begin
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
389
        #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
390
        end
391
      not3 : begin
392
        #10 Grb <= 1; Rout <= 1; Zlowin <= 1; NOT <=1;
393
        #15 Grb <= 0; Rout <= 0; Zlowin <= 0; NOT <=0;
394
        end
395
      not4 : begin
396
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
397
        #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
399
        end
      ld3 : begin
400
        #10 Grb <= 1; BAout <= 1; Yin <= 1;
401
        #15 Grb <= 0; BAout <= 0; Yin <= 0;
402
       end
403
      ld4 : begin
404
        #10 Cout <= 1; Zlowin <= 1; ADD <= 1;
405
        #15 Cout <= 0; Zlowin <= 0; ADD <= 0;
406
        end
```

```
ld5 : begin
408
        #10 Zlowout <= 1; MARin <= 1;
409
        #15 Zlowout <= 0; MARin <= 0;
410
411
      ld6 : begin
412
       #10 Read <= 1; MDRin <= 1;
413
        #15 Read <= 0; MDRin <= 0;
414
415
        end
      ld7 : begin
416
        #10 MDRout <= 1; Gra <= 1; Rin <= 1;
417
        #15 MDRout <= 0; Gra <= 0; Rin <= 0;
418
        end
419
      ldi3 : begin
420
        #10 Grb <= 1; BAout <= 1; Yin <= 1;
421
        #15 Grb <= 0; BAout <= 0; Yin <= 0;
422
        end
      ldi4 : begin
        #10 Cout <= 1; Zlowin <= 1; ADD <= 1;
425
        #15 Cout <= 0; Zlowin <= 0; ADD <= 0;
426
427
        end
      ldi5 : begin
428
        #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
429
        #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
430
        end
431
      st3 : begin
432
        #10 Grb <= 1; Rout <= 1; Yin <= 1; BAout <=1;
433
        #15 Grb <= 0; Rout <= 0; Yin <= 0; BAout <=0;
434
        end
      st4 : begin
436
        #10 Cout <= 1; Zlowin <= 1; ADD <= 1;
437
        #15 Cout <= 0; Zlowin <= 0; ADD <= 0;
438
        end
439
      st5 : begin
440
        #10 Zlowout <= 1; MARin <= 1;
441
        #15 Zlowout <= 0; MARin <= 0;
442
        end
443
      st6 : begin
444
        #10 Gra <= 1; Rout <= 1; MDRin <= 1;
        #15 Gra <= 0; Rout <= 0; MDRin <= 0;
447
        end
      st7 : begin
448
        #10 MDRout <= 1; Write <= 1;
449
        #15 MDRout <= 0; Write <= 0;
450
        end
451
      branch3 : begin
452
        #10 Gra <= 1; Rout <= 1; con_in <= 1;
453
        #15 Gra <= 0; Rout <= 0; con_in <= 0;
454
455
      branch4 : begin
456
        #10 PCout <= 1; Yin <= 1;
457
        #10 PCout <= 0; Yin <= 0;
458
459
      branch5 : begin
460
        #10 Cout <= 1; Zlowin <= 1; ADD <= 1;
461
        #15 Cout <= 0; Zlowin <= 0; ADD <= 0;
462
463
      branch6 : begin
464
        if ( Con_FF ) begin
465
          #10 Zlowout <= 1; PC_enable <= 1;
```

```
#15 Zlowout <= 0; PC_enable <= 0;
467
          end
468
        end
469
      jr3 : begin
470
        #10 Gra <= 1; Rout <= 1; PCin <= 1;
471
        #15 Gra <= 0; Rout <= 0; PCin <= 0;
472
473
      jal3 : begin
474
        \#10 R15_enable <= 1; PCout <= 1;
475
        #15 R15_enable <= 0; PCout <= 0;
476
477
      jal4 : begin
478
        #10 Gra <= 1; Rout <= 1; PCin <= 1;
479
        #15 Gra <= 0; Rout <= 0; PCin <= 0;
480
481
      in3 : begin
482
        #10 Gra <= 1; Rin <= 1; inPortOut <= 1;
483
        #15 Gra <= 0; Rin <= 0; inPortOut <= 0;
484
        end
485
      out3 : begin
486
        #10 Gra <= 1; Rout <= 1; outPortIn <= 1;
487
        #15 Gra <= 0; Rout <= 0; outPortIn <= 0;
488
        end
489
      mfhi3 : begin
490
        #10 Gra <= 1; Rin <= 1; highout <= 1;
491
492
        #15 Gra <= 0; Rin <= 0; highout <= 0;
493
      mflo3 : begin
        #10 Gra <= 1; Rin <= 1; lowout <= 1;
495
        #15 Gra <= 0; Rin <= 0; lowout <= 0;
496
497
        end
      nop3 : begin end // nothing
498
      halt3 : Run <= 0; // no Run
499
          default : begin end
500
        endcase
501
      end
502
     endmodule
    A.2 Datapath
 1
    module datapath (input Clock, Reset, Stop );
     wire Rin , Rout , BAout , Cout , Gra , Grb , Grc;
```

```
wire PCOut , MDRout , Zhighout , Zlowout , Zhighin , Zlowin , highin ,
       lowin ,
   highout , lowout ;
    wire MARin , PCin , MDRin , IRin , Yin , con_in , IncPC ;
    wire outPortIn , inPortOut , inPortIn ;
    wire Read , Write , Clear , Run , PC_enable , R15_enable ;
    wire ADD , SUB , SHR , SHL , ROR , ROL , AND , OR , MUL , DIV , NEG , NOT;
10
    wire [11:0] CONTROL;
11
    assign CONTROL [0] = AND;
12
    assign CONTROL [1] = OR;
    assign CONTROL [2] = ADD;
   assign CONTROL [3] = SUB;
15
   assign CONTROL [4] = NEG;
16
   assign CONTROL [5] = NOT;
17
   assign CONTROL [6] = SHL;
```

```
assign CONTROL [7] = SHR;
19
    assign CONTROL [8] = ROL;
20
    assign CONTROL [9] = ROR;
21
    assign CONTROL [10] = MUL;
22
    assign CONTROL [11] = DIV;
23
    wire [31:0] Bus_Mux_Out ; // output of bus
    wire [31:0] BusMuxIn_R0 , BusMuxIn_R1 , BusMuxIn_R2 , BusMuxIn_R3 ,
26
             BusMuxIn_R4 , BusMuxIn_R5 , BusMuxIn_R6 , BusMuxIn_R7 , BusMuxIn_R8
             BusMuxIn_R9 , BusMuxIn_R10 , BusMuxIn_R11 , BusMuxIn_R12 ,
28
                 BusMuxIn_R13 ,
             BusMuxIn_R14 , BusMuxIn_R15 , BusMuxIn_Z_HI , BusMuxIn_Z_LO ,
29
                 BusMuxIn_HI ,
             BusMuxIn_LO , BusMuxIn_PC , BusMuxIn_IR , BusMuxIn_IN_PORT ,
30
             BusMuxIn_OUT_PORT , BusMuxIn_MDR ; // register " storage "
31
    wire [31:0] ZOut_HI , ZOut_LO ; // ALU output
33
34
    wire [31:0] Y_contents ;
35
36
    wire [31:0] CSignExtended ;
37
38
39
    wire [8:0] mar_out ;
40
41
42
    wire R15in;
    assign R15in = R15_enable | RXin [15];
43
44
    wire PCin_or_enable ;
45
    assign PCin_or_enable = PCin | PC_enable ;
46
47
    wire [31:0] R0_out;
48
    assign R0_out = BAout ? 0 : BusMuxIn_R0 ;
49
50
    // 15 Registers
51
    register_zero #(0) RO (Clock , Clear , BAout , Bus_Mux_Out , RXin [0] ,
52
        BusMuxIn_R0 );
    \label{eq:register} \textbf{Register \#(0)} \ \ \textbf{R1} \ \ \ \ \ \ \\ \textbf{Clock , Clear , Bus\_Mux\_Out , RXin [1] , BusMuxIn\_R1 );}
53
        //preloads 133 into R1 (hex 85)
    Register #(0) R2 (Clock , Clear , Bus_Mux_Out , RXin [2] , BusMuxIn_R2 );
54
        //preloads 1 into R2
    Register #(0) R3 (Clock , Clear , Bus_Mux_Out , RXin [3] , BusMuxIn_R3 );
55
    \label{eq:register} \textbf{Register \#(0)} \ \ \textbf{R4} \ \ \ \ \textbf{(Clock , Clear , Bus\_Mux\_Out , RXin [4] , BusMuxIn\_R4 );}
56
    \label{eq:register} \textbf{Register \#(0) R5 (Clock , Clear , Bus\_Mux\_Out , RXin [5] , BusMuxIn\_R5 );}
57
    \label{eq:register} \textbf{Register \#(0) R6 (Clock , Clear , Bus\_Mux\_Out , RXin [6] , BusMuxIn\_R6 );}
58
    59
    Register #(0) R8 (Clock , Clear , Bus_Mux_Out , RXin [8] , BusMuxIn_R8 ); Register #(0) R9 (Clock , Clear , Bus_Mux_Out , RXin [9] , BusMuxIn_R9 );
60
61
    Register #(0) R10 (Clock , Clear , Bus_Mux_Out , RXin [10] , BusMuxIn_R10 )
62
    Register #(0) R11 (Clock , Clear , Bus_Mux_Out , RXin [11] , BusMuxIn_R11 )
63
    Register #(0) R12 (Clock, Clear, Bus_Mux_Out, RXin [12], BusMuxIn_R12)
64
    Register #(0) R13 (Clock, Clear, Bus_Mux_Out, RXin [13], BusMuxIn_R13)
65
    Register #(0) R14 (Clock , Clear , Bus_Mux_Out , RXin [14] , BusMuxIn_R14 )
```

```
Register #(0) R15 (Clock , Clear , Bus_Mux_Out , R15in , BusMuxIn_R15 );
67
68
    // High and Low Register Used in Multiplication and Division
69
    Register HI (Clock , Clear , Bus_Mux_Out , highin , BusMuxIn_HI );
70
    Register LO (Clock , Clear , Bus_Mux_Out , lowin , BusMuxIn_LO );
71
    Register Z_HI (Clock , Clear , ZOut_HI , Zhighin , BusMuxIn_Z_HI );
73
    Register Z_LO (Clock , Clear , ZOut_LO , Zlowin , BusMuxIn_Z_LO );
74
75
    /* PC TR Y */
76
    Register #(0) PC (Clock , Clear , Bus_Mux_Out , PCin_or_enable ,
77
        BusMuxIn_PC ); //preload address 1 in PC
    Register #(0) IR (Clock , Clear , Bus_Mux_Out , IRin , BusMuxIn_IR );
78
    Register #(0) Y (Clock , Clear , Bus_Mux_Out , Yin , Y_contents );
79
80
    /* I/O */
81
    inputPort #(0) IN_PORT (Clock , Clear , inPortIn , from_input_unit,
        BusMuxIn_IN_PORT );
    outputPort OUT_PORT (Clock , Clear , outPortIn , Bus_Mux_Out ,
83
        to_output_unit )
84
85
     Bus bus (.RO_out(RXout[0]), .R1_out(RXout [1]), .R2_out(RXout [2]), .
86
         R3_out(RXout [3]), .R4_out(RXout [4]), .R5_out(RXout [5]), .R6_out(
         RXout [6]),
      .R7_out(RXout[7]), .R8_out(RXout [8]), .R9_out(RXout[9]) , .R10_out(RXout
         [10]), .R11_out(RXout[11]), .R12_out(RXout [12]), .R13_out(RXout[13]),
      .R14_out ( RXout [14]) , .R15_out(RXout[15]), .HI_out(highout), .L0_out(
         lowout), .Z_high_out(Zhighout), .Z_low_out(Zlowout), .PC_out(PCOut),
      .MDR_out(MDRout), .In_Portout ( inPortOut ), .C_out(Cout), .BusMuxIn_RO(
         RO_out), .BusMuxIn_R1(BusMuxIn_R1), .BusMuxIn_R2(BusMuxIn_R2), .
         BusMuxIn_R3(BusMuxIn_R3),
     .BusMuxIn_R4(BusMuxIn_R4), .BusMuxIn_R5(BusMuxIn_R5), .BusMuxIn_R6(
         BusMuxIn_R6), .BusMuxIn_R7(BusMuxIn_R7), .BusMuxIn_R8(BusMuxIn_R8), .
         BusMuxIn_R9(BusMuxIn_R9),
      .BusMuxIn_R10(BusMuxIn_R10), .BusMuxIn_R11(BusMuxIn_R11), .BusMuxIn_R12(
91
         BusMuxIn_R12), .BusMuxIn_R13(BusMuxIn_R13), .BusMuxIn_R14(BusMuxIn_R14
         ), .BusMuxIn_R15(BusMuxIn_R15),
      .BusMuxIn_HI(BusMuxIn_HI), .BusMuxIn_LO(BusMuxIn_LO), .BusMuxIn_Z_HI(
         BusMuxIn_Z_HI), .BusMuxIn_Z_LO(BusMuxIn_Z_LO), .BusMuxIn_PC(
         BusMuxIn_PC), .BusMuxIn_MDR(BusMuxIn_MDR),
      .BusMuxIn_IN_PORT(BusMuxIn_IN_PORT), .C_Sign_Extended(CSignExtended), .
93
         BusMuxOut(Bus_Mux_Out));
94
   ALU alu (.A( Y_contents ), .B( Bus_Mux_Out ), . C_LO ( ZOut_LO ), . C_HI (
95
       ZOut_HI ), .cntrl(CONTROL), .IncPC(IncPC));
96
   MDR mdr (. Read ( Read ), .clk ( Clock ), .clr ( Clear ), . MDRin ( MDRin ),
97
        . BusMuxOut(Bus_Mux_Out ), . Mdatain ( mdr_data_in ), . MDRout (
       BusMuxIn_MDR ));
98
   select_and_encode IR_select (Gra , Grb , Grc , Rin , Rout , BAout ,
100
       BusMuxIn_IR , RXin , RXout , CSignExtended );
101
   con_ff con_logic (con_in , BusMuxIn_IR [22:19] , Bus_Mux_Out , toControlUnit
102
        );
   MAR mar ( Bus_Mux_Out , MARin , Clock , Clear , mar_out );
```

```
ram ram_inst (. address ( mar_out ), . clock ( Clock ), . data (
       BusMuxIn_MDR ), .wren ( Write ), .q( mdr_data_in ));
107
   ControlUnit CPU (. Read ( Read ), . Write ( Write ), .Run(Run), . Clear (
       Clear ), .PC_enable ( PC_enable ), .R15_enable ( R15_enable ), .Gra(Gra
       ), .Grb(Grb), .Grc(Grc), .Rin(Rin), .Rout(Rout), .PCout(PCOut), .MDRout(
       MDRout), .Zhighout(Zhighout), .Zlowout(Zlowout), .highout(highout), .
       lowout(lowout), .Zhighin(Zhighin), . Zlowin ( Zlowin ), . highin (
       highin ), . lowin (
   lowin ), . PCin ( PCin ), . IRin ( IRin ), . Yin(Yin), . MDRin ( MDRin ), .
       MARin (
   MARin ), . outPortIn ( outPortIn ), . inPortOut ( inPortOut ), . Cout ( Cout
110
BAout (BAout), . con_in (con_in), . IncPC (IncPC),
   .ADD(ADD), .SUB(SUB), .SHR(SHR), .SHL(SHL), .ROR(ROR), .ROL(ROL), .AND(AND
  ), .OR(OR), .MUL(MUL), .DIV(DIV), .NEG(NEG), .NOT(NOT),
   .IR( BusMuxIn_IR ), . Clock ( Clock ), . Reset ( Reset ), . Stop ( Stop ), .
        Con_FF (
toControlUnit ));
   A.3 Bus
 1 module Bus (RO_out, R1_out, R2_out, R3_out, R4_out, R5_out, R6_out, R7_out,
       R8_out, R9_out, R10_out, R11_out, R12_out, R13_out, R14_out, R15_out,
       HI_out, LO_out, Z_high_out, Z_low_out, PC_out, MDR_out, In_Portout,
       C_out, BusMuxIn_R0, BusMuxIn_R1, BusMuxIn_R2, BusMuxIn_R3, BusMuxIn_R4,
       BusMuxIn_R5, BusMuxIn_R6, BusMuxIn_R7, BusMuxIn_R8, BusMuxIn_R9,
       BusMuxIn_R10, BusMuxIn_R11, BusMuxIn_R12, BusMuxIn_R13, BusMuxIn_R14,
       BusMuxIn_R15, BusMuxIn_HI, BusMuxIn_LO, BusMuxIn_Z_HI, BusMuxIn_Z_LO,
       BusMuxIn_PC, BusMuxIn_MDR, BusMuxIn_IN_PORT, C_Sign_Extended, BusMuxOut
       input wire RO_out, R1_out, R2_out, R3_out, R4_out, R5_out, R6_out,
           R7_out, R8_out, R9_out, R10_out, R11_out, R12_out, R13_out, R14_out
           , R15_out, HI_out, L0_out, Z_high_out, Z_low_out, PC_out, MDR_out,
           In_Portout, C_out;
       input [31:0] BusMuxIn_R0, BusMuxIn_R1, BusMuxIn_R2, BusMuxIn_R3,
           BusMuxIn_R4, BusMuxIn_R5, BusMuxIn_R6, BusMuxIn_R7, BusMuxIn_R8,
           BusMuxIn_R9, BusMuxIn_R10, BusMuxIn_R11, BusMuxIn_R12, BusMuxIn_R13,
            BusMuxIn_R14, BusMuxIn_R15, BusMuxIn_HI, BusMuxIn_LO, BusMuxIn_Z_HI
           , BusMuxIn_Z_LO, BusMuxIn_PC, BusMuxIn_MDR, BusMuxIn_IN_PORT,
           C_Sign_Extended;
       output reg [31:0] BusMuxOut;
       reg [4:0] encoderOut;
 9
10
       always @ (*)
11
       begin
12
           if (C_out) BusMuxOut = C_Sign_Extended; else
13
           if (In_Portout) BusMuxOut = BusMuxIn_IN_PORT; else
14
           if (MDR_out)
                           BusMuxOut = BusMuxIn_MDR; else
           if (PC_out)
                           BusMuxOut = BusMuxIn_PC; else
           if (Z_low_out) BusMuxOut = BusMuxIn_Z_LO; else
17
           if (Z_high_out) BusMuxOut = BusMuxIn_Z_HI; else
                           BusMuxOut = BusMuxIn_LO; else
           if (LO_out)
19
           if (HI_out)
                           BusMuxOut = BusMuxIn_HI; else
20
```

```
if (R15_out)
                            BusMuxOut = BusMuxIn_R15; else
21
                            BusMuxOut = BusMuxIn_R14; else
           if (R14_out)
22
                            BusMuxOut = BusMuxIn_R13; else
           if (R13_out)
23
           if (R12_out)
                            BusMuxOut = BusMuxIn_R12; else
24
                            BusMuxOut = BusMuxIn_R11; else
           if (R11_out)
                            BusMuxOut = BusMuxIn_R10; else
           if (R10_out)
                            BusMuxOut = BusMuxIn_R9; else
           if (R9_out)
           if (R8_out)
                            BusMuxOut = BusMuxIn_R8; else
           if (R7_out)
                            BusMuxOut = BusMuxIn_R7; else
29
           if (R6_out)
                            BusMuxOut = BusMuxIn_R6; else
30
           if (R5_out)
                            BusMuxOut = BusMuxIn_R5; else
31
           if (R4_out)
                            BusMuxOut = BusMuxIn_R4; else
32
           if (R3_out)
                            BusMuxOut = BusMuxIn_R3; else
33
           if (R2_out)
                            BusMuxOut = BusMuxIn_R2; else
34
           if (R1_out)
                            BusMuxOut = BusMuxIn_R1; else
35
           if (R0_out)
                            BusMuxOut = BusMuxIn_R0; else
                            BusMuxOut = C_Sign_Extended;
       end
38
39
40 endmodule
   A.4 Register Zero
  module register_zero #(parameter VAL = 0)(input clk, clr, BAout, input
       [31:0] BusMuxOut, input ROin, output reg [31:0] BusMuxIn_RO);
       always@(posedge clk or negedge clr)
       begin
3
           if(clr == 0) BusMuxIn_R0 = 0;
           else if (BAout == 0) BusMuxIn_R0 = 0;
           else if(ROin) BusMuxIn_RO <= BusMuxOut;</pre>
       initial BusMuxIn_RO = VAL; // assigns initial value
   endmodule
   A.5
         Arithmetic Logic Unit
1 module ALU (input [31:0] A, B, output reg [31:0] C_LO, C_HI, input wire [3:0]
      cntrl, input IncPC);
     wire [63:0] div_quotient;
3
     wire [63:0] booth_result;
5
     div restoring_div(.quotient_and_remainder(div_quotient), .dividend(A), .
         divisor(B));
     mul booth (booth_result, A, B);
10
     always @(*) begin
11
       C_LO = 0;
       C_HI = 0;
13
       if (IncPC) C_LO = B + 1; // increases program counter
14
       else begin
15
         case(cntrl)
16
           11 : begin // division
17
                 C_LO = div_quotient[31:0];
```

C_HI = div_quotient[63:32];

begin // multiplication

18

19 20

21

10 :

```
C_LO = booth_result[31:0];
22
                   C_HI = booth_result [63:32];
23
                 end
24
                : C_LO = A \gg B \mid A \ll (32 - B); // rotate right
25
                : C_LO = A << B | A >> (32 - B); // rotate left
                     C_LO = A >>> B; // right arithmetic shift - A = how many
                shifts, B = the number you want to shift : C_LO = A <<< B; // left arithmatic shift - A = how many
                shifts, B = the number you want to shift
                     C_LO = ^B; // logical not
            5
29
                     C_LO = -B; //negation function
            4
30
                     C_LO = A - B;
            3
31
                     C_LO = A + B;
32
                     C_LO = A \mid B;
33
                     C_LO = A & B;
34
            default : begin end
          endcase
37
        end
     end
  endmodule
```

B Select and Encode

```
module select_and_encode (Gra, Grb, Grc, Rin, Rout, BAout, IR, RXin, RXout,
       CSignExtended);
       input Gra, Grb, Grc, Rin, Rout, BAout; // from CPU
3
       input [31:0] IR;
       output reg [15:0] RXin, RXout; // Registers 0 - 15 in/out
       output [31:0] CSignExtended;
       reg [3:0] selected_register;
       always @(Gra, Grb, Grc, IR, BAout, Rin, Rout) // are these the right
10
           thingsin the sensitivity list
       begin
11
           RXout = 0;
12
           RXin = 0;
13
           selected_register = 0;
15
           // Select
           if (Gra == 1) selected_register = IR[26:23]; else
17
           if (Grb == 1) selected_register = IR[22:19]; else
18
           if (Grc == 1) selected_register = IR[18:15];
19
20
           if (BAout == 1|| Rout == 1) begin
21
               RXout[selected_register] = 1;
22
           end else
23
           if (Rin) begin
24
               RXin[selected_register] = 1;
           end
26
27
       end
28
29
       assign CSignExtended = $signed(IR[18:0]);
31 endmodule
```

C Memory Subsystem

C.1 RAM

```
1 // megafunction wizard: %RAM: 1-PORT%
  // GENERATION: STANDARD
  // VERSION: WM1.0
4 // MODULE: altsyncram
  // -----
  // File Name: ram.v
  // Megafunction Name(s):
       altsyncram
10 //
11 // Simulation Library Files(s):
12 // altera_mf
15 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16 //
17 // 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version
 // **********************************
21 //Copyright (C) 1991-2013 Altera Corporation
_{22} //Your use of Altera Corporation's design tools, logic functions
^{23} //and other software and tools, and its AMPP partner logic
^{24} //functions, and any output files from any of the foregoing
25 //(including device programming or simulation files), and any
  //associated documentation or information are expressly subject
  //to the terms and conditions of the Altera Program License
  //Subscription Agreement, Altera MegaCore Function License
  //Agreement, or other applicable license agreement, including,
  //without limitation, that your use is for the sole purpose of
31 //programming logic devices manufactured by Altera and sold by
32 //Altera or its authorized distributors. Please refer to the
  //applicable agreement for further details.
35
  // synopsys translate_off
  'timescale 1 ps / 1 ps
  // synopsys translate_on
  module ram (
  address,
41
  clock,
  data,
42
43
    wren,
44
    q);
45
    input [8:0] address;
46
    input
          clock;
47
    input [31:0] data;
48
   input
    input wren;
output [31:0] q;
49
{\tt ^{51}} \quad {\tt `ifndef} \quad {\tt ALTERA\_RESERVED\_QIS}
52 // synopsys translate_off
  'endif
   tri1
           clock;
55 'ifndef ALTERA_RESERVED_QIS
```

```
56 // synopsys translate_on
   'endif
57
58
     wire [31:0] sub_wire0;
59
     wire [31:0] q = sub_wire0[31:0];
61
     altsyncram altsyncram_component (
           .address_a (address),
63
           .clock0 (clock),
64
           .data_a (data),
65
           .wren_a (wren),
66
           .q_a (sub_wire0),
67
           .aclr0 (1'b0),
68
           .aclr1 (1'b0),
69
           .address_b (1'b1),
70
           .addressstall_a (1'b0),
           .addressstall_b (1'b0),
           .byteena_a (1'b1),
73
           .byteena_b (1'b1),
74
           .clock1 (1'b1),
75
           .clocken0 (1'b1),
76
           .clocken1 (1'b1),
77
           .clocken2 (1'b1),
78
           .clocken3 (1'b1),
79
           .data_b (1'b1),
80
81
           .eccstatus (),
           .q_b (),
           .rden_a (1'b1),
84
           .rden_b (1'b1),
           .wren_b (1'b0));
85
     defparam
86
       altsyncram_component.clock_enable_input_a = "BYPASS",
87
       altsyncram_component.clock_enable_output_a = "BYPASS",
88
   'ifdef NO_PLI
89
       altsyncram_component.init_file = "ram.rif"
90
91
       altsyncram_component.init_file = "ram.hex"
   'endif
94
       altsyncram_component.intended_device_family = "Cyclone_IIII",
95
       altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
96
       altsyncram_component.lpm_type = "altsyncram",
97
       altsyncram_component.numwords_a = 512,
98
       altsyncram_component.operation_mode = "SINGLE_PORT",
99
       altsyncram_component.outdata_aclr_a = "NONE",
100
       altsyncram_component.outdata_reg_a = "UNREGISTERED";
101
       altsyncram_component.power_up_uninitialized = "FALSE",
102
       altsyncram_component.read_during_write_mode_port_a = "DONT_CARE",
103
       altsyncram_component.widthad_a = 9,
       altsyncram_component.width_a = 32,
105
       altsyncram_component.width_byteena_a = 1;
106
107
108
   endmodule
109
110
112 // CNX file retrieval info
113 // -----
114 // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "O"
```

```
115 // Retrieval info: PRIVATE: AclrAddr NUMERIC "O"
116 // Retrieval info: PRIVATE: AclrByte NUMERIC "O"
   // Retrieval info: PRIVATE: AclrData NUMERIC "O"
   // Retrieval info: PRIVATE: AclrOutput NUMERIC "O"
   // Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "O"
   // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
   // Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
   // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "O"
123 // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "O"
124 // Retrieval info: PRIVATE: Clken NUMERIC "O"
125 // Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
126 // Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "O"
127 // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
128 // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "O"
129 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
130 // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "O"
131 // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
132 // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "O"
133 // Retrieval info: PRIVATE: MIFfilename STRING "ram.hex"
134 // Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "512"
135 // Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "O"
136 // Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "2"
  // Retrieval info: PRIVATE: RegAddr NUMERIC "1"
   // Retrieval info: PRIVATE: RegData NUMERIC "1"
   // Retrieval info: PRIVATE: RegOutput NUMERIC "O"
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
   // Retrieval info: PRIVATE: SingleClock NUMERIC "1"
   // Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
   // Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "O"
   // Retrieval info: PRIVATE: WidthAddr NUMERIC "9"
   // Retrieval info: PRIVATE: WidthData NUMERIC "32"
   // Retrieval info: PRIVATE: rden NUMERIC "O"
   // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
  // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
  // Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
  // Retrieval info: CONSTANT: INIT_FILE STRING "ram.hex"
  // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
  // Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
  // Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
154 // Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "512"
155 // Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
156 // Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
  // Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED"
   // Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
158
   // Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "DONT_CARE
159
   // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "9"
   // Retrieval info: CONSTANT: WIDTH_A NUMERIC "32"
   // Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
   // Retrieval info: USED_PORT: address 0 0 9 0 INPUT NODEFVAL "address[8..0]"
   // Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
   // Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL "data[31..0]"
   // Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL "q[31..0]"
  // Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
167
  // Retrieval info: CONNECT: @address_a 0 0 9 0 address 0 0 9 0
  // Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0 0
170 // Retrieval info: CONNECT: @data_a 0 0 32 0 data 0 0 32 0
171 // Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
_{172} // Retrieval info: CONNECT: q 0 0 32 0 @q_a 0 0 32 0
```

```
173 // Retrieval info: GEN_FILE: TYPE_NORMAL ram.v TRUE
174  // Retrieval info: GEN_FILE: TYPE_NORMAL ram.inc FALSE
175  // Retrieval info: GEN_FILE: TYPE_NORMAL ram.cmp FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL ram.bsf FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL ram_inst.v TRUE
   // Retrieval info: GEN_FILE: TYPE_NORMAL ram_bb.v FALSE
179 // Retrieval info: LIB_FILE: altera_mf
   C.2 Memory Address Register
   module MAR(input [31:0] BusMuxOut, input MARin, clk, clr, output reg [8:0]
       Address);
        always@(posedge clk or negedge clr)
 3
        begin
            if(clr == 0) Address <= 0;</pre>
            else if(MARin) Address <= BusMuxOut[8:0];</pre>
        end
   endmodule
   C.3 Memory Data Register
 1 module MDR (input Read, clr, clk, MDRin, input [31:0] BusMuxOut, Mdatain,
       output reg [31:0] MDRout);
        always@(posedge clk or negedge clr)
            if(clr == 0) MDRout <= 0; // 32'h0000_0000 zero also works</pre>
            else if(MDRin) MDRout <= Read ? Mdatain : BusMuxOut;</pre>
        end
   endmodule
         CON FF
   D
   module con_ff (con_in, IR, BusMuxOut, toControlUnit);
```

```
2
       input con_in; // enable
3
       input [3:0] IR;
4
       input [31:0] BusMuxOut;
       output reg toControlUnit; // this is PC + 1 + C (signExtended)
       function triple_nor(input [31:0] BusMuxOut);
           // as long as 1 bit is 1, return true. Since this is then put
               through a NOT gate, it means
           // as long as 1 bit is 1, return false
10
           // that is, if zero, return true
11
           triple_nor = (BusMuxOut == 0) ? 1 : 0;
12
       endfunction
13
14
       always @(posedge con_in) begin
15
16
       // Note: Nor with same input is a not. Negated again, it is the original
           if (con_in) begin
18
               case (IR[3:2])
19
                    0: toControlUnit = triple_nor(BusMuxOut); // branch if zero
20
                    1: toControlUnit = !triple_nor(BusMuxOut); // branch if non
21
```

E Input/Output Ports

E.1 Input Port

```
module inputPort #(parameter VAL = 0)(input clk, clr, strobe, input [31:0]
    inputUnit, output reg [31:0] busMuxIn_In_PortIn);
always@(posedge clk or negedge clr)
begin
    if(clr == 0) busMuxIn_In_PortIn <= 0;
else if(strobe) busMuxIn_In_PortIn <= inputUnit;
end
initial busMuxIn_In_PortIn = VAL; // assigns initial value
endmodule</pre>
```

E.2 Output Port

F Control Sequences

F.1 st \$90, R1

```
always @(Present_state)// do the required job ineach state
  begin
       case (Present_state) //assert the required signals in each clock cycle
3
           Default: begin //initialize the signals
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
q
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
10
                   <= 0;
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
11
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
12
                   ram_enable <= 0;</pre>
               R15_enable <= 0; PC_enable <= 0;
13
           end
           T0: begin
```

```
#10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; // Mdatain
16
                   <= 32'h10080090; // opcode for st 90 r1
                #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
17
           end
18
           T1: begin
                #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1;
20
                #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
           end
22
           T2: begin
23
               #10 MDRout <= 1; IRin <= 1;
24
                #15 MDRout <= 0; IRin <= 0;
25
           end
26
           T3: begin
27
               #10 Cout <= 1; MARin <= 1;
28
                #10 Cout <= 0; MARin <= 0;
29
           end
           T4: begin
               #10 Grb <= 1; BAout <= 1; Rout <= 1; MDRin <= 1;
32
                #15 Grb <= 0; BAout <= 0; Rout <= 0; MDRin <= 0;
33
           end
34
           T5: begin
35
                #10 MDRout <= 1; ram_enable <= 1; // output of RDR written to
36
                #15 MDRout <= 0; ram_enable <= 0;
37
38
       endcase
   end
         st $90(R1), R1
   F.2
1 always @(Present_state)// do the required job ineach state
   begin
       case (Present_state) //assert the required signals in each clock cycle
           Default: begin //initialize the signals
4
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
5
                    initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
6
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
9
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
10
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
                   ram_enable <= 0;
               R15_enable <= 0; PC_enable <= 0;
13
           end
14
           T0: begin
15
                #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; // Mdatain
16
                   <= 32'h590FFFFB; opcode for ADDI R2, R1, -5 01011 0010 0001
                   111 1111 1111 1111 1011 in init file
                #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
17
           end
18
           T1: begin
               #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1;
                #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
21
22
           end
           T2: begin
23
               #10 MDRout <= 1; IRin <= 1;
```

```
#15 MDRout <= 0; IRin <= 0;
25
            end
26
            T3: begin
27
                #10 Grb <= 1; Rout <= 1; Yin <= 1;
28
                #15 Grb <= 0; Rout <= 0; Yin <= 0;
            end
30
            T4: begin
                #10 Zlowin <= 1; CONTROL <= 2; // add, result is stored in ZLO
32
                #15 Zlowin <= 0;
33
            end
34
            T5: begin
35
                #10 Zlowout <= 1; MARin <= 1; // store in MAR
36
                #15 Zlowout <= 0; MARin <= 0;
37
            end
38
           T6: begin
39
                #10 Cout <= 1; Read <= 0; MDRin <= 1; // read from CSignExtended,</pre>
40
                    store in MDR
                #20 Cout <= 0; MDRin <= 0;
41
42
            end
            T7: begin // output of MDR written to RAM
43
                #10 MDRout <= 1; ram_enable <= 1;
44
                #15 MDRout <= 0; ram_enable <= 0;
45
            end
46
       endcase
47
   end
48
49
50
   always @(Present_state)// do the required job ineach state
52
53
   begin
       case (Present_state) //assert the required signals in each clock cycle
54
            Default: begin //initialize the signals
55
                PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
56
                    initialize the signals
                MARin <= 0; Zlowin <= 0; Zhighin <= 0;
57
                PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
58
                IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
                Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
                Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
61
                    <= 0;
                Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
62
                BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
63
                    ram_enable <= 0;</pre>
            end
64
            T0: begin
65
                #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; // Mdatain
66
                    <= 32'h190FFFFB; opcode for // opcode for st 90 r1
                #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
67
            end
            T1: begin
                #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1;
70
                #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
            end
72
            T2: begin
73
                #10 MDRout <= 1; IRin <= 1;
74
                #15 MDRout <= 0; IRin <= 0;
75
76
            T3: begin // read from R1, store in Z_LO
77
                #10 Grb <= 1; Rout <= 1; Zlowin <= 1;
```

```
#15 Grb <= 0; Rout <= 0; Zlowin <= 0;
79
           end
80
           T4: begin // write address from instruction to Y register
81
               #10 Cout <= 1; Yin <= 1;
82
               #15 Cout <= 0; Yin <= 0;
83
           end
           T5: begin // Add Y and Z_LO, send to MAR
               #10 Zlowout <= 1; MARin <= 1; CONTROL <= 2;
               #15 Zlowout <= 0; MARin <= 0;
           end
           T6: begin // read from Z_LO, write to MDR
89
               #10 Zlowout <= 1; MDRin <= 1;
90
               #15 Zlowout <= 0; MDRin <= 0;
91
           end
92
           T7: begin // output of MDR written to RAM
93
               #10 MDRout <= 1; ram_enable <= 1;
               #15 MDRout <= 0; ram_enable <= 0;
           end
96
97
       endcase
  end
   F.3
        ld R1, $85), R1
  always @(Present_state)// do the required job ineach state
   begin
       case (Present_state) //assert the required signals in each clock cycle
3
           Default: begin //initialize the signals
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
5
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
                   <= 0;
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
11
               12
                   ram_enable <= 0;</pre>
               R15_enable <= 0; PC_enable <= 0;
13
           end
14
           T0: begin
15
               #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1;
16
                   initialize the signals
               #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
           end
           T1: begin
19
               #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; // Mdatain <=
20
                    32'h00800085; //opcode for ld 90 r1
               #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
21
           end
22
           T2: begin
23
               #10 MDRout <= 1; IRin <= 1;
24
               #15 MDRout <= 0; IRin <= 0;
25
           end
           T3: begin
               #10 Grb <= 1; BAout <= 1; Yin <= 1;
28
               #15 Grb <= 0; BAout <= 0; Yin <= 0;
29
```

end

T4: begin

30

```
#10 Cout <= 1; CONTROL <= 2; Zlowin <= 1;
32
                #15 Cout <= 0; Zlowin <= 0;
33
           end
34
           T5: begin
35
                #10 Zlowout <= 1; MARin <= 1;
                #15 Zlowout <= 0; MARin <= 0;
37
           end
           T6: begin
                #10 Read <= 1; MDRin <= 1;
40
                #15 Read <= 0; MDRin <= 0;
41
           end
42
           T7: begin
43
                #10 MDRout <= 1; Gra <= 1; Rin <= 1;
44
                #15 MDRout <= 0; Gra <= 0; Rin <= 0;
45
46
       endcase
48 end
   F.4
        ld R0, $35(R1)
   always @(Present_state)// do the required job ineach state
1
   begin
3
       case (Present_state) //assert the required signals in each clock cycle
           Default: begin //initialize the signals
                PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
5
                   initialize the signals
                MARin <= 0; Zlowin <= 0; Zhighin <= 0;
6
                PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
                IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
                Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
                Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
10
                    <= 0;
                Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
                BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
                   ram_enable <= 0;</pre>
                R15_enable <= 0; PC_enable <= 0;
13
14
           end
           T0: begin
15
                #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; //
16
                   initialize the signals
                #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
17
           end
18
           T1: begin
                #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; // Mdatain <=
                    32'h00800023; //opcode for ld 90 r1
                #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
21
           end
22
           T2: begin
23
                #10 MDRout <= 1; IRin <= 1;
24
                #15 MDRout <= 0; IRin <= 0;
25
           end
26
27
                #10 Grb <= 1; BAout <= 1; Yin <= 1;
28
                #15 Grb <= 0; BAout <= 0; Yin <= 0;
           end
           T4: begin
```

#10 Cout <= 1; CONTROL <= 2; Zlowin <= 1;

#15 Cout <= 0; Zlowin <= 0;

31

32

33

34

end

```
T5: begin
35
                #10 Zlowout <= 1; MARin <= 1;
36
                #15 Zlowout <= 0; MARin <= 0;
37
38
           T6: begin
39
                #10 Read <= 1; MDRin <= 1;
40
                #15 Read <= 0; MDRin <= 0;
           end
42
           T7: begin
43
                #10 MDRout <= 1; Gra <= 1; Rin <= 1;
44
                #15 MDRout <= 0; Gra <= 0; Rin <= 0;
45
           end
46
47
       endcase
48 end
   F.5
        ldi R1, $85
  always @(Present_state)// do the required job ineach state
   begin
2
       case (Present_state) //assert the required signals in each clock cycle
3
4
           Default: begin //initialize the signals
                PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
5
                   initialize the signals
                MARin <= 0; Zlowin <= 0; Zhighin <= 0;
                PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
                IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
                Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
9
                Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
10
                   <= 0;
                Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
11
                BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
12
                   ram_enable <= 0;</pre>
                R15_enable <= 0; PC_enable <= 0;
           end
           T0: begin
15
                #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; //
16
                   initialize the signals
                #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
17
           end
18
           T1: begin
19
                #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; // Mdatain <=
20
                     32'h08800085; //Reading from RAM 0000101000000
                    xxxxxxxxxxxxxxx
                #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
           end
           T2: begin
23
                #10 MDRout <= 1; IRin <= 1;
24
                #15 MDRout <= 0; IRin <= 0;
25
           end
26
           T3: begin
27
                #10 Grb <= 1; BAout <= 1; Yin <= 1;
28
                #15 Grb <= 0; BAout <= 0; Yin <= 0;
29
           end
30
```

#10 Cout <= 1; Zlowin <= 1; CONTROL <= 2;

#10 Zlowout <= 1; Gra <= 1; Rin <= 1;

#15 Cout <= 0; Zlowin <= 0;

T4: begin

T5: begin

end

33

34

35

```
#15 Zlowout <= 0; Gra <= 0; Rin <= 0;
37
           end
38
       endcase
39
   end
        ldi R0, $35(R1)
   F.6
1 always @(Present_state)// do the required job ineach state
   begin
       case (Present_state) //assert the required signals in each clock cycle
           Default: begin //initialize the signals
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
10
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
11
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
12
                   ram_enable <= 0;
               R15_enable <= 0; PC_enable <= 0;
           end
           T0: begin
15
               #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; //
16
                   initialize the signals
               #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
17
           end
18
           T1: begin
19
               #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; //Mdatain <=
20
                   32'h08800023; //Reading from RAM 0000101000000
                   xxxxxxxxxxxxxxxx
               #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
21
22
           end
23
           T2: begin
               #10 MDRout <= 1; IRin <= 1;
24
               #15 MDRout <= 0; IRin <= 0;
25
           end
26
           T3: begin
27
                #10 Grb <= 1; BAout <= 1; Yin <= 1;
28
                #15 Grb <= 0; BAout <= 0; Yin <= 0;
29
           end
           T4: begin
                #10 Cout <= 1; Zlowin <= 1; CONTROL <= 2;
                #15 Cout <= 0; Zlowin <= 0;
           end
           T5: begin
35
                #10 Zlowout <= 1; Gra <= 1; Rin <= 1;
36
                #15 Zlowout <= 0; Gra <= 0; Rin <= 0;
37
38
       endcase
39
40 end
   F.7 brzr R2, 35
  //uses ConFF to determine what branch instruction to use op code is
      different however
  // opcode for brnr PC <- PC + 1 + C (10010xxxx-00xxxxxxxxxxxxxxx)//
```

```
3
  always @(Present_state)// do the required job ineach state
   begin
5
       case (Present_state) //assert the required signals in each clock cycle
6
           Default: begin //initialize the signals
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
8
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
10
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
11
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
12
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
13
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
14
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
15
                  ram_enable <= 0;
               R15_enable <= 0; PC_enable <= 0;
17
           end
           T0: begin
18
               #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1;
19
               #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
20
           end
21
           T1: begin
22
               #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; // Mdatain <=
23
                    32'h91000023; // opcode for brzr R2, 35 (10010 0010 0000
                   0000 000 0000 0010 0011)//
               #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
           end
           T2: begin
               #10 MDRout <= 1; IRin <= 1;
27
               #15 MDRout <= 0; IRin <= 0;
           end
29
           T3: begin
30
               #10 Gra <= 1; Rout <= 1; con_in <= 1;
31
               #15 Gra <= 0; Rout <= 0; con_in <= 0;
32
33
           T4: begin
               #10 PCout <= 1; Yin <= 1; // put PC in Y register
               #10 PCout <= 0; Yin <= 0;
36
           end
37
           T5: begin
38
               \#10 Cout <= 1; CONTROL <= 2; Zlowin <= 1; // add PC with branch,
39
                   store in Z_LO
               #15 Cout <= 0; Zlowin <= 0;
40
           end
41
           T6: begin // enable the PC
42
               #10 Zlowout <= 1; PC_enable <= 1; //Reading from PCin
43
               #15 Zlowout <= 0; PC_enable <= 0;
44
           end
       endcase
46
47 end
  \mathbf{F.8}
       brnz R2, 35
  //uses ConFF to determine what branch instruction to use op code is
      different however
  2
4 always @(Present_state)// do the required job ineach state
```

```
begin
5
       case (Present_state) //assert the required signals in each clock cycle
6
           Default: begin //initialize the signals
                PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
8
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
11
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
12
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
13
                   <= 0:
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
14
                BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
15
                   ram_enable <= 0;
               R15_enable <= 0; PC_enable <= 0;
16
           end
17
           T0: begin
               #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1;
19
                #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
20
           end
21
           T1: begin
22
                #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; //Mdatain <=
23
                   32'h91200023; // opcode for brnz R2, 35 (10010 0010 0100
                   0000 000 0000 0010 0011)//
                #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
24
25
           end
26
           T2: begin
               #10 MDRout <= 1; IRin <= 1;
                #15 MDRout <= 0; IRin <= 0;
29
           end
           T3: begin
30
               #10 Gra <= 1; Rout <= 1; con_in <= 1;
31
                #15 Gra <= 0; Rout <= 0; con_in <= 0;
32
           end
33
           T4: begin
34
               #10 PCout <= 1; Yin <= 1; // put PC in Y register
35
                #10 PCout <= 0; Yin <= 0;
36
           end
           T5: begin
38
                #10 Cout <= 1; CONTROL <= 2; Zlowin <= 1; // add PC with branch,
                    store in Z_L0
               #15 Cout <= 0; Zlowin <= 0;
40
           end
41
           T6: begin // enable the PC
42
                #10 Zlowout <= 1; PC_enable <= 1; //Reading from PCin
43
                #15 Zlowout <= 0; PC_enable <= 0;
44
           end
       endcase
46
   end
   F.9
        brpl R2, 35
1 //uses ConFF to determine what branch instruction to use op code is
       different however
  // opcode for brpl PC <- PC + 1 + C (10010xxxx-10xxxxxxxxxxxxxxx)//
4 always @(Present_state)// do the required job ineach state
5 begin
       case (Present_state) //assert the required signals in each clock cycle
```

```
Default: begin //initialize the signals
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
10
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
13
                   <= 0;
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
14
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
15
                   ram_enable <= 0;
               R15_enable <= 0; PC_enable <= 0;
16
           end
17
           T0: begin
18
               #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1;
               #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
21
           end
           T1: begin
22
               #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; // Mdatain <=
23
                    32'h91400023; // opcode for brpl R2, 35 (10010 0010 1000
                   0000 000 0000 0010 0011)//
               #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
24
           end
25
           T2: begin
26
               #10 MDRout <= 1; IRin <= 1;
               #15 MDRout <= 0; IRin <= 0;
           end
           T3: begin
               #10 Gra <= 1; Rout <= 1; con_in <= 1;
31
               #15 Gra <= 0; Rout <= 0; con_in <= 0;
32
           end
33
           T4: begin
34
               #10 PCout <= 1; Yin <= 1; // put PC in Y register
35
               #10 PCout <= 0; Yin <= 0;
36
37
           T5: begin
38
               #10 Cout <= 1; CONTROL <= 2; Zlowin <= 1; // add PC with branch,
                    store in Z_L0
               #15 Cout <= 0; Zlowin <= 0;
40
41
           end
           T6: begin // enable the PC
42
               #10 Zlowout <= 1; PC_enable <= 1; //Reading from PCin
43
               #15 Zlowout <= 0; PC_enable <= 0;
44
45
       endcase
46
   end
   F.10 brmi R2, 35
1 //uses ConFF to determine what branch instruction to use op code is
       different however
  // opcode for brmi PC <- PC + 1 + C (10010xxxx-11xxxxxxxxxxxxxxx)//
4 always @(Present_state)// do the required job ineach state
5 begin
       case (Present_state) //assert the required signals in each clock cycle
           Default: begin //initialize the signals
7
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
```

```
initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
9
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
10
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
11
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
13
                   <= 0;
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
14
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
15
                   ram_enable <= 0;</pre>
               R15_enable <= 0; PC_enable <= 0;
16
           end
17
           T0: begin
18
               #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1;
19
               #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
20
           end
           T1: begin
               #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; // Mdatain <=
23
                    32'h91600023; // opcode for brmi R2, 35 (10010 0010 1100
                   0000 000 0000 0010 0011)//
               #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
24
           end
25
           T2: begin
26
               #10 MDRout <= 1; IRin <= 1;
27
               #15 MDRout <= 0; IRin <= 0;
28
           end
           T3: begin
30
               #10 Gra <= 1; Rout <= 1; con_in <= 1;
               #15 Gra <= 0; Rout <= 0; con_in <= 0;
32
33
           end
           T4: begin
34
               #10 PCout <= 1; Yin <= 1; // put PC in Y register
35
               #10 PCout <= 0; Yin <= 0;
36
           end
37
           T5: begin
38
               #10 Cout <= 1; CONTROL <= 2; Zlowin <= 1; // add PC with branch,
39
                    store in Z_LO
               #15 Cout <= 0; Zlowin <= 0;
           end
41
           T6: begin // enable the PC
42
               #10 Zlowout <= 1; PC_enable <= 1; //Reading from PCin</pre>
43
               #15 Zlowout <= 0; PC_enable <= 0;
44
           end
45
       endcase
46
47 end
   F.11 jal R1
1 //uses ConFF to determine what branch instruction to use op code is
      different however
  // opcode for jal R1 (10100xxxx-----)// if R15 it is
      for precedure return
  always @(Present_state)// do the required job ineach state
5 begin
       case (Present_state) //assert the required signals in each clock cycle
           Default: begin //initialize the signals
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
```

initialize the signals

```
MARin <= 0; Zlowin <= 0; Zhighin <= 0;
9
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
10
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
11
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
12
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
13
                   <= 0;
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
15
                   ram_enable <= 0;</pre>
               R15_enable <= 0; PC_enable <= 0;
16
           end
17
           T0: begin
18
               #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; //
19
                   initialize the signals
               #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
20
           end
           T1: begin
               #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; //Mdatain <=
23
                   32'hA0800000; // opcode for jal R1
                   (101000001000000000000000) 000//
               #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
24
           end
25
           T2: begin
26
               #10 MDRout <= 1; IRin <= 1;
27
               #15 MDRout <= 0; IRin <= 0;
28
           end
           T3: begin
30
               #10 R15_enable <= 1; PCout <= 1;
               #15 R15_enable <= 0; PCout <= 0;
32
33
           end
           T4: begin
34
               #10 Gra <= 1; Rout <= 1; PCin <= 1;
35
               #15 Gra <= 0; Rout <= 0; PCin <= 0;
36
37
       endcase
38
  end
   F.12 jr R1
1 //uses ConFF to determine what branch instruction to use op code is
      different however
   // opcode for jr R1 (10011xxxx-----)// if R15 it is for
       precedure return
  always @(Present_state)// do the required job ineach state
   begin
       case (Present_state) //assert the required signals in each clock cycle
           Default: begin //initialize the signals
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
9
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
10
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
11
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
                   <= 0;
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
14
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
15
                   ram_enable <= 0;</pre>
```

```
R15_enable <= 0; PC_enable <= 0;
16
           end
17
           T0: begin
18
                #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; //
19
                   initialize the signals
               #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
           end
           T1: begin
               #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; //Mdatain <=
23
                   32'h98800000; // opcode for jr R1
                   (100110001000000000000000) 000//
                #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
24
           end
25
           T2: begin
26
               #10 MDRout <= 1; IRin <= 1;
27
               #15 MDRout <= 0; IRin <= 0;
           end
           T3: begin
30
               #10 Gra <= 1; Rout <= 1; PCin <= 1;
31
               #15 Gra <= 0; Rout <= 0; PCin <= 0;
32
           end
33
       endcase
34
35 end
   F.13
         in R1
1 // Input Port
  always @(Present_state)// do the required job ineach state
  begin
       case (Present_state) //assert the required signals in each clock cycle
           Default: begin //initialize the signals
5
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
9
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
10
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
11
                   <= 0;
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
12
                BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
13
                   ram_enable <= 0;
               R15_enable <= 0; PC_enable <= 0;
           end
           T0: begin
                #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; //
17
                   initialize the signals
                #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
18
           end
19
           T1: begin
20
                #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; // Mdatain <=
21
                    32'h00000151; // opcode for in r1 101010001// put Mdatain
                   onto inputport
                #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
           end
           T2: begin
24
               #10 MDRout <= 1; IRin <= 1; // read MDR into IR
25
                #15 MDRout <= 0; IRin <= 0;
26
```

end

```
T3: begin
28
               #10 Gra <= 1; Rin <= 1; inPortOut <= 1;
29
               #15 Gra <= 0; Rin <= 0; inPortOut <= 0;
30
31
       endcase
   end
   F.14 out R1
1 // Output Port
2 always @(Present_state)// do the required job ineach state
  begin
       case (Present_state) //assert the required signals in each clock cycle
           Default: begin //initialize the signals
5
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
6
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
9
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
10
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
11
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
                   ram_enable <= 0;</pre>
               R15_enable <= 0; PC_enable <= 0;
14
           end
15
           T0: begin
16
               #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; //
17
                   initialize the signals
               #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
18
           end
19
           T1: begin
               #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; // Mdatain <=
                    32'h00000161; // opcode for out r1 101100001// put Mdatain
                   onto outputport
               #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
22
           end
23
           T2: begin
24
               #10 MDRout <= 1; IRin <= 1; // read MDR into IR
25
               #15 MDRout <= 0; IRin <= 0;
26
27
           T3: begin
               #10 Gra <= 1; Rout <= 1; outPortIn <= 1;
               #15 Gra <= 0; Rout <= 0; outPortIn <= 0;
         end
31
       endcase
32
33 end
          addi R2, R1, -5
   F.15
always @(Present_state)// do the required job ineach state
  begin
2
       case (Present_state) //assert the required signals in each clock cycle
3
           Default: begin //initialize the signals
4
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
5
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
6
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
```

```
IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
8
                Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
9
                Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
10
                    <= 0;
                Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
                BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
                    ram_enable <= 0;
                R15_enable <= 0; PC_enable <= 0;
13
            end
14
           T0: begin
15
                #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; // Mdatain
16
                    <= 32'h590FFFFB; opcode for ADDI R2, R1, -5 01011 0010 0001
                    111 1111 1111 1111 1011 in init file
                #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
17
18
            end
            T1: begin
                #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1;
                #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
21
            end
22
           T2: begin
23
                #10 MDRout <= 1; IRin <= 1;
24
                #15 MDRout <= 0; IRin <= 0;
25
            end
26
            T3: begin
27
                #10 Grb <= 1; Rout <= 1; Yin <= 1;
28
                #15 Grb <= 0; Rout <= 0; Yin <= 0;
            end
30
            T4: begin
                #10 Cout <= 1; Zlowin <= 1; CONTROL <= 2; // add, result is
                   stored in Z_LO
                #15 Cout <= 0; Zlowin <= 0;
33
            end
34
            T5: begin
35
                #10 Zlowout <= 1; Gra <= 1; Rin <= 1; // read from Z_LO, store in
36
                #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
37
            end
       endcase
  end
```

F.16 and R2, R1 \$26

```
always @(Present_state)// do the required job ineach state
   begin
       case (Present_state) //assert the required signals in each clock cycle
3
           Default: begin //initialize the signals
4
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
5
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
10
                   <= 0;
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
12
                   ram_enable <= 0;</pre>
               R15_enable <= 0; PC_enable <= 0;
13
           end
14
```

```
T0: begin
15
                #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; // Mdatain
16
                    <= 32'h61080026; opcode for ANDI R2, R1, $26 : 01100 0010
                    0001 000 0000 0000 0010 0110 in init file
                #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
17
            end
18
            T1: begin
                #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1;
20
                #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
21
            end
22
            T2: begin
23
                #10 MDRout <= 1; IRin <= 1;
24
                #15 MDRout <= 0; IRin <= 0;
25
            end
26
27
            T3: begin
                #10 Grb <= 1; Rout <= 1; Yin <= 1;
                #15 Grb <= 0; Rout <= 0; Yin <= 0;
            end
30
           T4: begin
31
                #10 Cout <= 1; Zlowin <= 1; CONTROL <= 0; // and, result is
32
                   stored in Z_LO
                #15 Cout <= 0; Zlowin <= 0;
33
            end
34
            T5: begin
35
                #10 Zlowout <= 1; Gra <= 1; Rin <= 1; // read from Z_LO, store in
36
37
                #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
            end
39
       endcase
   end
   F.17 ori R2, R1 $26
```

```
always @(Present_state)// do the required job ineach state
   begin
3
       case (Present_state) //assert the required signals in each clock cycle
           Default: begin //initialize the signals
4
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
5
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
6
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
                   <= 0;
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
11
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
12
                   ram_enable <= 0; R15_enable <= 0;</pre>
           end
13
           T0: begin
14
                #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; // Mdatain
15
                   <= 32'h59080026; opcode for ORI R2, R1, 26 01011 0010 0001
                   000 0000 0000 0010 0110 in init file
                #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
           end
           T1: begin
               #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1;
19
                #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
20
           end
21
```

```
T2: begin
22
               #10 MDRout <= 1; IRin <= 1;
23
               #15 MDRout <= 0; IRin <= 0;
24
25
           T3: begin
               #10 Grb <= 1; Rout <= 1; Yin <= 1;
               #15 Grb <= 0; Rout <= 0; Yin <= 0;
           end
           T4: begin
               #10 Cout <= 1; Zlowin <= 1; CONTROL <= 1; // or, result is stored
                    in Z LO
               #15 Cout <= 0; Zlowin <= 0;
32
           end
33
           T5: begin
34
               #10 Zlowout <= 1; Gra <= 1; Rin <= 1; // read from Z_LO, store in
35
               #20 Zlowout <= 0; Gra <= 0; Rin <= 0;
37
           end
       endcase
  end
   F.18 mfhi R2
1 //uses ConFF to determine what branch instruction to use op code is
      different however
  // opcode for mfhi R2 (10100xxxx-----)// if R15 it is
      for procedure return
  always @(Present_state)// do the required job ineach state
  begin
       case (Present_state) //assert the required signals in each clock cycle
           Default: begin //initialize the signals
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
                   initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
9
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
10
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
11
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
12
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
13
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
14
               BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;
15
                   ram_enable <= 0;
               R15_enable <= 0; PC_enable <= 0;
           end
           T0: begin
               #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; //
19
                   initialize the signals
               #15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
20
           end
21
           T1: begin
22
               #10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; //Mdatain <=
23
                   32'hB9000000; // opcode for mfhi R2
                   (101110010000000000000000) 000//
               #15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
           end
25
           T2: begin
26
               #10 MDRout <= 1; IRin <= 1;
27
```

#15 MDRout <= 0; IRin <= 0;

```
end
29
           T3: begin // enable write to register by reading from HI
30
               #10 Gra <= 1; Rin <= 1; highout <= 1;
31
               #15 Gra <= 0; Rin <= 0; highout <= 0;
32
           end
       endcase
35
36 end
   F.19 mflo R2
1 //uses ConFF to determine what branch instruction to use op code is
      different however
  // opcode for mflo R2 (10100xxxx-----)// if R15 it is
      for procedure return
3
  always @(Present_state)// do the required job ineach state
4
  begin
5
       case (Present_state) //assert the required signals in each clock cycle
6
           Default: begin //initialize the signals
               PCout <= 0; Zlowout <= 0; Zhighout <= 0; MDRout <= 0; //
8
                  initialize the signals
               MARin <= 0; Zlowin <= 0; Zhighin <= 0;
               PCin <= 0; MDRin <= 0; IRin <= 0; Yin <= 0;
               IncPC <= 0; Read <= 0; CONTROL <= 0;</pre>
11
               Clear <= 1; Yout <= 0; highin <= 0; lowin <= 0;
12
               Cout <= 0; outPortIn <= 0; inPortOut <= 0; inPortIn <= 0; con_in</pre>
13
                  <= 0:
               Mdatain <= 32'h00000000; highout <= 0; lowout <= 0;
14
```

ram_enable <= 0;</pre>

R15_enable <= 0; PC_enable <= 0;

initialize the signals

#10 MDRout <= 1; IRin <= 1; #15 MDRout <= 0; IRin <= 0;

#10 Gra <= 1; Rin <= 1; lowout <= 1;

#15 Gra <= 0; Rin <= 0; lowout <= 0;

15

16

20

21

22

23

29

30

31

32

33

34 35 **end** end

end

end

end

end

endcase

T0: begin

T1: begin

T2: begin

T3: begin

BAout <= 0; Rin <= 0; Rout <= 0; Gra <= 0; Grb <= 0; Grc <= 0;

#10 Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1; // Mdatain <=

#10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1; //

#15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;

#15 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;

32'hC1000000; // opcode for mflo R2 (1100000100000000000000000) 000//