Verilog assignment report

Stefano Nicolis
A.A. 2021-2022

14 febbraio 2022

Embedded and IoT Systems Design

Università degli Studi di Verona   **Computer Science Department**

Indice

1   Introduction

The scope of this assignment is to implement the RTL (Register Transfer Level) and TLM ()
code to implement the matrix multiplication.

3x3 matrices will be used in this case

2 Final remarks