

Given the following 2 modules:

```
module_a.vhd
input_a output_a

clk
```



Portmap them as follows:




This is (usually) done in **four** steps:

- Create empty top\_file shell (only define ports)
- 2. Declare the modules
- 3. Define needed internal signals
- 4. Instantiate and portmap to connect the modules


1. Create empty top\_file shell (only define ports)

```
library IEEE;
use IEEE.std_logic_1164.all;
entity top file is
 port (
                 clk:
                           in std logic;
                 global_input: in std_logic;
                 global_output: out std_logic
end top_file;
architecture behav of top_file is
begin
end behav;
```




global output

#### Declare the modules



#### 3. Define needed internal signals

```
library IEEE:
use IEEE.std logic 1164.all;
entity top file is
 port (
                           in std logic;
                 clk:
                 global input: in std logic;
                 global output: out std logic
end top file;
architecture behav of top_file is
component module_a
  port(
                 clk, input a: in std logic;
                 output_a: out std_logic);
end component;
component module b
  port(
                 clk, input b: in std logic;
                 output b: out std logic);
end component;
signal int signal: std logic;
begin
end behav;
```



4. Instantiate and portmap to connect the modules

```
top_file.vhd
library IEEE:
use IEEE.std logic 1164.all;
                                                                                module a inst
                                                                                                                  module b inst
entity top file is
                                                                                                                                            global output
 port (
                                                      global input
                                                                                                     int signal
                                                                                                                  input b output b
                                                                                input a output a
                         in std logic;
                clk:
                global input: in std logic;
                global output: out std logic
                                                             clk
end top file;
architecture behav of top file is
                                                                          Note: multiple instantiations of same module possible!
component module_a
  port(
                                                                                    module a inst: module a
                clk, input a: in std logic;
                                                                                    port map(
                output a: out std logic);
                                                                                                    input_a => global_input,
end component;
                                                                                                    output_b => int_signal,
                                                                                                    clk \Rightarrow clk
component module b
  port(
                clk, input b: in std logic;
                                                                                    module b inst: module b
                output b: out std logic);
                                                                                    port map(
end component;
                                                                                                    input_b => int_signal,
                                                                                                    output_b => global_output,
signal int signal: std logic;
                                                                                                    clk => clk
                                                                                    );
begin
                                                                                                                   Right-hand side:
                                                                      Left-hand side:
                                                                                                                  top file signals
end behav;
                                                                      component signals
```

```
library IEEE;
use IEEE.std logic 1164.all;
entity top file is
  port (
                          in std logic;
                 clk:
                 global input: in std logic;
                 global_output: out std_logic
end top file;
architecture behav of top_file is
component module a
   port(
                 clk, input a: in std logic;
                 output_a: out std_logic);
end component;
component module b
   port(
                 clk, input b: in std logic;
                 output_b: out std_logic);
end component;
signal int signal: std logic;
begin
module_a_inst: module_a
port map(
                 input a \Rightarrow global input,
                 output_b => int_signal,
                 clk => clk
);
module b inst: module b
port map(
                 input b => int signal,
                 output_b => global_output,
                 clk => clk
end behav;
```