

**FORM 2**  
**THE PATENT ACT 1970**  
(39 OF 1970)  
&  
THE PATENTS RULES, 2003  
**COMPLETE SPECIFICATION**  
(See section 10 and rule 13)

**TITLE OF THE INVENTION:**

**ASSEMBLY OF A 3 LAYER OPTO-ELECTRONIC ENGINE**

**NAME AND ADDRESS OF THE APPLICANT:**

Lightspeed photonics Pvt. Ltd.	Indian	Unit No. 203, 2nd Floor, SBR CV Towers Sector-I, SY No 64, Huda Techno Enclave, Madhapur Hyderabad 500081, Telangana, India
-----------------------------------	--------	---

**PREAMBLE TO THE DESCRIPTION:**

The following specification particularly describes the invention and the way its performed.

## **DESCRIPTION OF THE INVENTION:**

### **Technical Field of the Invention**

[0001] The present invention relates to hardware design in communication and computing hardware technology domain. More specifically, the invention relates to  
5 assembly of a 3-layer opto-electronic engine.

### **Background of the Invention**

[0002] With the Processor performance becoming extremely power hungry, designers are looking at integrating multiple chiplets in a package to manage the heat dissipation. Vertical interconnects provide the shortest link between chips in a  
10 package. Heterogeneous integration uses packaging technology to integrate different chips or components from different foundries with different wafer sizes and feature sizes on different substrates. Modern data centers have pluggable optical transceivers at card edge for external I/O. As next generation computation and storage require infrastructures which are closer to the processor to increase data  
15 bandwidth and reduce power consumption. However, there is a need for a heterogeneous integration with a co-package of optics with processor and memory. This set of components reduce assembly and cost required for construction with increase in throughput.

[0003] Distributed computing systems and dynamic routing often have issues of  
20 their own. Traversing wires over long stretches, electrical signals are typically affected by noise and attenuation. There is a need for invention which solves the problem or reduce the effects of noise and attenuation by using different transmission method that existing techniques.

### **Object of the invention**

25 [0004] The principal object of the invention is to enable a cost-effective processing system for communication systems, computation and storage centers.

[0005] Another object of the invention relates to methods and systems for enabling integration of optical transceivers and programmable logic devices within a single package to overcome limitations of copper based and conventional optical systems in processors.

- 5 [0006] To scale up total optical I/O of processors from Gbps to Terabits a three-layered structure consisting of multi-processor integrated with multi high speed transceiver interconnects.

[0007] To get flexible transfer of data at desired rates in run-time at least one Clock-IC that will operate alongside multiple processors with different speeds, several  
10 clock signals are connected. To control and monitor high speed transceivers, PLL ICs and I2C switch is connected. Power ICs and multiple processors temperature and voltage are monitored by an additional processor.

[0008] To give effective power supply to input for optimization of working of multiple processors, and also to effectively manage power supply by using power  
15 ICs.

[0009] To enhance signal integrity with respect to loss due to attenuation and noise using dynamic routing based optoelectronic engines.

[0010] To facilitate dynamic routing in case of failures of any one channel using free space-channel based optoelectronic engines.

- 20 [0011] To enhance distributed computing across multiple systems without loss or delay using the free space-channel based optoelectronic engines.

[0012] These and other objects and characteristics of the present invention will become apparent from the further disclosure to be made in the detailed description given below.

## 25 **Summary of the invention**

[0013] This summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description. This

summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used as an aid in determining the scope of the claimed subject matter.

5 [0014] The problem of low-speed interconnections in distributed computing, low signal integrity and limited processing capacity is solved by using a heterogeneous integration of various components along with high-speed transceivers and processors that are coupled with memory in modular multi layered stack. The components are distributed amongst three layers. The first layer comprises multiple processors and multiple high-speed interconnects distributed in the first layer. The  
10 second layer is a digital layer comprising clock ICs, buffer clock, MUX, JTAG, USB etc., that support the processors. The third layer is an analog layer comprising power ICs that feed power to the first two layers and external I/O interface.

[0015] To the accomplishment of the foregoing and related ends, one or more aspects comprise the features hereinafter fully described and particularly pointed  
15 out in the claims. The following description and the drawings set forth in detail certain illustrative features of one or more aspects. These features are indicative, however, of but a few of the various ways in which the principles of various aspects may be employed, and this description is intended to include all such aspects and their equivalents.

## 20 **Brief Description of Drawings**

[0016] The foregoing and other features of embodiments will become more apparent from the following detailed description of embodiments when read in conjunction with the accompanying drawings. In the drawings, like reference numerals refer to like elements.

25 [0017] In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the embodiments of the invention. It is apparent, however, to one skilled in the art that the embodiments of the invention may be practiced without these specific details

or with an equivalent arrangement. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring the embodiments of the invention. Throughout the disclosure the system and the foot tracing system may interchangeably be used.

5    **[0018]** The system architecture provides modularity with processor and high data I/O as the first layer, peripherals, clock and system controller as the second layer and power supply and external I/O as the third layer. Each layer can be tested independently and replaced easily due to the edge connector providing flexibility to the application designers.

10   **[0019] FIG. 1A** illustrates system architecture in case of assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention.

**[0020] FIG 1B** illustrates topside view of first layer of assembly of a 3-layer opto-electronic engine-combination of two identical interposer layers, according to one example embodiments of the invention.

15   **[0021] FIG 1C** illustrates schematic view of left interposer associated with first layer of assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention.

**[0022] FIG 1D** illustrates schematic view of right interposer associated with first layer of assembly of a 3-layer opto-electronic engine, according to one example  
20   embodiments of the invention. Both the left and right interposers could be the same design as a common module.

**[0023] FIG 2A** illustrates schematic view of a system architecture of top side associated with second layer of assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention.

25   **[0024] FIG 2B** illustrates schematic view of a system architecture of bottom side associated with second layer of assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention.

[0025] FIG 3A illustrates schematic view of a system architecture of top side associated with third layer of assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention.

5 [0026] FIG 3B illustrates schematic view of a system architecture of bottom side associated with third layer of assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention.

[0027] FIG 4 illustrates a block diagram of the first layer associated with assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention.

10 [0028] FIG 5 illustrates a block diagram of a system architecture of second layer associated with assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention.

15 [0029] FIG 6 illustrates a block diagram of a system architecture of third layer associated with assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention.

[0030] FIG 7 illustrates an exploded view of a layers involved in a 3-layer opto-electronic engine, according to one example embodiments of the invention.

20 [0031] FIGs 8A-8B illustrate the functionality of two or more 3-layer opto-electronic engines along with at least one result, according to one example embodiment of the invention.

### Detailed Description of the Invention

25 [0032] Reference will now be made in detail to the description of the present subject matter, one or more examples of which are shown in the figures. Each example is provided to explain the subject matter and not a limitation. Various changes and modifications obvious to one skilled in the art to which the invention

pertains are deemed to be within the spirit, scope and contemplation of the invention.

**[0033]** As used in the application, the term ‘circuitry’ or ‘circuit’ refers to all of the following: (a) hardware-only circuit implementations (such as implementations in  
5 only analog and/or digital circuitry) and (b) to combinations of circuits and software (and/or firmware), such as (as applicable): (i) to a combination of processor(s) or (ii) to portions of processor(s)/software (including digital signal processor(s)), software, and memory(ies) that work together to cause an apparatus, such as a mobile phone or server, to perform various functions) and (c) to circuits, such as a  
10 microprocessor(s) or a portion of a microprocessor(s), that require software or firmware for operation, even if the software or firmware is not physically present.

**[0034]** This definition of ‘circuitry’ applies to all uses of this term in this application, including in any claims. As a further example, as used in this application, the term “circuitry” would also cover an implementation of merely a  
15 processor (or multiple processors) or portion of a processor and its (or their) accompanying software and/or firmware. The term “circuitry” would also cover, for example and if applicable to the particular claim element, a baseband integrated circuit or applications processor integrated circuit for a mobile phone or a similar integrated circuit in server, a cellular network device, or other network device.

20 **[0035]** The word “exemplary” is used herein to mean “serving as an example, instance, or illustration.” Any aspect described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other aspects.

**[0036]** As used in this description, the terms “component”, “module,” “system,” and the like are intended to refer to a computer-related entity, either hardware,  
25 firmware, a combination of hardware and software, software, or software in execution. For example, a component may be, but is not limited to being, a process running on a processor, a processor, an object, an executable, a thread of execution, a program, and/or a computer. By way of illustration, both an application running on a computing device and the computing device may be a component. One or more

components may reside within a process and/or thread of execution, and a component may be localized on one computer and/or distributed between two or more computers. In addition, these components may execute from various computer readable media having various data structures stored thereon. The components may  
5 communicate by way of local and/or remote processes such as in accordance with a signal having one or more data packets (e.g., data from one component interacting with another component in a local system, distributed system, and/or across a network such as the Internet with other systems by way of the signal).

[0037] In this description, the terms “communication device,” “wireless device,”  
10 “wireless telephone,” “wireless communication device,” and “wireless handset” are used interchangeably. With the advent of third generation (“3G”) wireless technology and four generation (“4G”), greater bandwidth availability has enabled more portable computing devices with a greater variety of wireless capabilities. Therefore, a portable computing device may include a cellular telephone, a pager,  
15 a PDA, a smartphone, a navigation device, a microcontroller, or a hand-held computer with a wireless connection or link.

[0038] **FIG. 1A** illustrates system architecture of assembly of a 3-layer optoelectronic engine 100 consisting of multiple layers such as first layer 101 connected with second layer 103 by using plurality of BGA bumps 107. The second layer 103  
20 is connected with third layer 105 by using plurality of edge connectors 109. All three layers such as the first layer 101, second layer 103 and third layer 105 have defined dimensions. In some example embodiments the dimensions of first layer 101, second layer 103 and third layer 105 are hexagonal in shape with side length 55mm. The third layer 105 is connected to mother board 20. In some example  
25 embodiments third layer 105 is connected to mother board 20 through connectors. In some example embodiments the first layer 101 maybe trans-receiving layer, second layer 103 may be memory layer and third layer may be power layer.

[0039] As an alternative embodiment, dedicated hardware implementations, such as application specific integrated circuits, programmable logic arrays and other



hardware devices, can be constructed to implement one or more of the methods described herein. Applications that may include the apparatus of various embodiments can broadly include a variety of electronic and computer systems. One or more embodiments described herein may implement functions using two or  
5 more specific interconnected hardware modules or devices with related control and data signals that can be communicated between and through the modules, or as portions of an application-specific integrated circuit. Accordingly, the present system encompasses software, firmware, and hardware implementations.

[0040] FIG 1B illustrates the topside view of first layer of assembly of a 3-layer  
10 opto-electronic engine-combination of two identical interposer layers, top side illustrates 2 half interposers namely left interposer 101A and right interposer 101B. Left interposer 101A comprises a first processor 104A (i.e., first FPGA) and a first plurality of high-speed transceivers. In some example embodiment first plurality of transceivers may be high speed optoelectronic connectors (i.e. transceivers). Right  
15 interposer 101B comprises a second processor 104B (i.e. second FPGA) and a second plurality of high-speed transceivers. In some example embodiment a second plurality of transceivers may be high speed optoelectronic connectors. The first plurality of transceivers comprises a first transmitter 111A and a first receiver 111B, a second transmitter 113A and a second receiver 113B, a third transmitter 115A  
20 and a third receiver 115B. The second plurality of transceivers comprises a fourth transmitter 117A and a fourth receiver 117B, the fifth transmitter 119A and a fifth receiver 119B, a sixth transmitter 121A and a sixth receiver 121B. First layer 101 has a particular dimension. In some example embodiments dimension of first layer 101 may be 61x27mm. There are a total of 12 high-speed transceivers each having  
25 capacity of 192 Gbps rendering an output speed of 2.304 Tbps. In some example embodiments a single a single optoelectronic transceiver may be providing speeds up to the limit of 16 Gbps. These optoelectronic transceivers (LightKonnnect™) may be electrically connected to first layer 101 surface with short differential traces between 12 to 38mm. In some example embodiments the optoelectronic transceiver  
30 modules may support backplanes and optical modules, enhancing the flexibility of

the interposer. In some example embodiments the optoelectronic transceivers indicate the improved signal integrity when insertion and return losses for the electrical connections between optoelectronic transceiver modules and a plurality of FPGAs 104 are specified as -1.58 dB and -17.2 dB for the frequency range of 0 to 12.5GHz. in some example embodiments the first layer 101 divided into two interposers namely a left interposer 101A and a right interposer 101B each comprising a single FPGA 104 and six optoelectronic interconnects. In some example embodiments the two trapezium shaped interposers may be but not limited for improving yield and addressing power dissipation concerns. In some example embodiments first layer 101 the plurality of optoelectronic transceiver modules is co-packed with the plurality of FPGA 104 on a single layer to show the compact design abilities of the optoelectronic transceivers. In some example embodiments the plurality of interposers of the first layer 101 are integrated with the second layer 103 may be with but not limited to micro solder bumps for improved electrical connections.

**[0041] FIG 1C** illustrates schematic view of left interposer associated with first layer of assembly of a 3-layer opto-electronic engine. The FPGA 104A is connected to the first transmitter 117A using first set of connections 102A, to the second transmitter 119A using second set of connections 102B, to third transmitter 121A using third set of connections 102C. In some other example embodiments FPGA is connected to the first receiver 117B using a fourth set of connections, to second receiver 119B using the fifth set of connections and third receiver 121B using sixth set of connections (not shown in figure). In some example embodiments the first FPGA 104A may be ARRIA 10 GX FPGA. In some other example embodiments, the first FPGA 104A may be designed for but not limited to advanced computational applications such as high-performance and high-bandwidth computing. In some other example embodiments, the ARRIA 10 GX FPGA comprises additional advantages such as enhanced integration and adaptability, particularly in terms of I/O, routing, and processing capabilities. In some example

embodiments the first FPGA 104A comprises a large number of integrated transceivers may be but not limited to supporting backplanes and optical modules.

[0042] FIG 1D illustrates schematic view of right interposer associated with first layer of assembly of a 3-layer opto-electronic engine. The FPGA 104B is connected to the fourth transmitter 111A using seventh set of connections 102D, to the fifth transmitter 113A using eighth set of connections 102E, to sixth transmitter 115A using ninth set of connections 102F. In some other example embodiments FPGA is connected to the fourth receiver 111B using a tenth set of connections, to fifth receiver 113B using the eleventh set of connections and sixth receiver 115B using twelfth set of connections (not shown in figure). In some example embodiments the second FPGA 104B may be ARRIA 10 GX FPGA. In some other example embodiments, the second FPGA 104B may be designed for but not limited to advanced computational applications such as high-performance and high-bandwidth computing. In some other example embodiments, the ARRIA 10 GX FPGA comprises additional advantages such as enhanced integration and adaptability, particularly in terms of I/O, routing, and processing capabilities. In some example embodiments the second FPGA 104B comprises a large number of integrated transceivers, maybe but not limited to supporting backplanes and optical modules. In some example embodiments the electrical mounting of first layer 101 on the surface second layer 103 may be but not limited to achieve path length efficiency.

[0043] FIG 2A illustrates schematic view of a system architecture of top side associated with second layer of assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention. In some example embodiments the topside of second layer 103 comprises the first layer 101 connected via BGA bumps 107 or plurality of left interposer bumps 131A and plurality of right interposer bumps 131B may be observed also at the peripherals of topside of second layer a plurality of memories 213 may be placed. In some example embodiments the topside of the second layer is also known as the first surface 123 and the components present on the first surface 123 may be a plurality

of first electronic components 124. The processors 104 of the first layer 101 are coupled with a plurality of memories 213 of the second layer. The plurality memory 213 includes a first DDR4 RAM 213A, a second DDR4 RAM 213B, a third DDR4 RAM 213C, a fourth DDR4 RAM 213D, a fifth DDR4 RAMs 213E, a sixth DDR4 RAM 213F, a seventh DDR4 RAM 213G and a eighth DDR4 RAM 213H is placed on the topside of second layer 103. In some example embodiments topside of second layer 103 consisting of six mounting holes named first mounting holes 215A, second mounting hole 215B, third mounting hole 215C, fourth mounting hole 215D, fifth mounting hole 215E and sixth mounting hole 215F. In some example embodiments these mounting holes may be placed near six vertices of the hexagonal topside associated with second layer 103. In some example embodiments, the top side of the second layer comprises a total of 32 GB of DDR4 RAM. In some example embodiments the topside of second layer 103 also comprises a plurality of temperature sensor 201. In some example embodiments the plurality of temperatures may be a first temperature sensor 201A and a second temperature sensor 201B. In some example embodiments the topside of second layer 103 further comprises a series NOR flash 203, a first clock buffer 205, a crystal oscillator 207, a power MOSFET transistor 209, a connector header mount 211, a Max 10 217 and a micro low profile header strip 219. In some example embodiments the temperature sensor 201 measures the temperature of a location and converts it into an electrical signal. In some example embodiments the series NOR flash 203 can store small amounts of data for a long time without power. In some example embodiments the clock buffer 205 distributes multiple copies of a clock signal to multiple ICs with the same frequency requirements. In some example embodiments the crystal oscillator 207 is used for producing a stable clock signal. In some example embodiments the power MOSFET transistor 209 controls the current and voltage between the source and drain terminals in a circuit. In some example embodiments the connector header mount 211 enables transmission of current or signals.

- [0044] Mounting holes with keep out area and fiducial masks may be added which match with the layer 3. PLL IC may be configured with one or more configurations, depending on at least select pins such as OE, nCS, SDO, Lock and the like. This provides an option to select different clock frequency of either {625, 625,625,625} MHz or {133.33,100,625,100} MHz These frequencies are required for Transceivers (111-117), PCI Switch (311), DDR4 memory (213). All the VDD, VDDO and VDDREF that are connected to ferrite beads for noise suppression, voltage protection, EMI Reduction and Decoupled with capacitors for stable and clean power supply filtering out high frequency noise and voltage fluctuations.
- 10 [0045] MAX-10 FPGA (219) is placed on the bottom side of the board and a heat sink may be designed to compensate the thermal issues raised as per the simulation results. Subject to change depending on spacing around MAX-10 (219) and component on Layer-3 exactly placed in opposite.
- 15 [0046] In accordance with an embodiment, the processor 104A/104B may be of any type of processor, such as 32-bit processors using a flat address space, such as a Hitachi SH1, an Intel 80386, an Intel 960, a Motorola 68020 (or other processors having similar or greater addressing space). Processor types other than these, as well as processors that may be developed in the future, are also suitable. The processor may include general processor, Digital Signal Processing (DSP) chip, an
- 20 Application Specific Integrated Circuit (ASIC), Field Programmable Gate Arrays (FPGAs), AT89S52 microcontroller firmware or a combination thereof.
- [0047] Processors suitable for the execution of a computer program include, by way of example, both general and special purpose microprocessors, and anyone or more processors of any kind of digital computer. Generally, a processor receives instructions and data from a read only memory or a random-access memory or both.
- 25 The essential elements of a computer are a processor for performing instructions and one or more memory devices for storing instructions and data. Generally, a computer also includes, or be operatively coupled to receive data from or transfer data to, or both, one or more mass storage devices for storing data, e.g., magnetic,

magneto optical disks, or optical disks. However, a computer need not have such devices. Moreover, a computer can be embedded in another device, e.g., a mobile telephone, a personal digital assistant (PDA), a mobile audio player, a GPS receiver, to name just a few. Computer readable media suitable for storing computer program instructions and data include all forms of non-volatile memory, media, and memory devices, including by way of example semiconductor memory devices, e.g., EPROM, EEPROM, and flash memory devices; magnetic disks, e.g., internal hard disks or removable disks; magneto optical disks; and CD ROM and DVD-ROM disks. The memory may be a non-transitory medium such as a ROM, RAM, flash memory, etc. The processor and the memory can be supplemented by, or incorporated in, special purpose logic circuitry.

[0048] The processes and logic flows described in the specification can be performed by one or more programmable processors executing one or more computer programs to perform functions by operating on input data and generating output. The processes and logic flows can also be performed by, and apparatus can also be implemented as, special purpose logic circuitry, e.g., an FPGA (field programmable gate array) or an ASIC (application specific integrated circuit).

[0049] In some example embodiments the 3D system in package may be connected with other systems using a network. In accordance with an embodiment, a network includes one or more networks such as a data network, a wireless network, a telephony network, or any combination thereof. It is contemplated that the data network may be any local area network (LAN), metropolitan area network (MAN), wide area network (WAN), a public data network (e.g., the Internet), short range wireless network, or any other suitable packet-switched network, such as a commercially owned, proprietary packet-switched network, e.g., a proprietary cable or fiber-optic network, and the like, or any combination thereof. In addition, the wireless network may be, for example, a cellular network and may employ various technologies including enhanced data rates for global evolution (EDGE), general packet radio service (GPRS), global system for mobile communications (GSM), Internet protocol multimedia subsystem (IMS), universal mobile

telecommunications system (UMTS), etc., as well as any other suitable wireless medium, e.g., worldwide interoperability for microwave access (WiMAX), Long Term Evolution (LTE) networks, code division multiple access (CDMA), wideband code division multiple access (WCDMA), wireless fidelity (Wi-Fi), wireless LAN (WLAN), Bluetooth®, Internet Protocol (IP) data casting, ZigBee satellite, mobile ad-hoc network (MANET), and the like, or any combination thereof.

[0050] Although the present specification describes components and functions that may be implemented in particular embodiments with reference to particular standards and protocols, the invention is not limited to such standards and protocols. For example, The ZigBee or ZigBee/IEEE 802.15.4 protocol is a specification created for wireless networking. It includes hardware and software standard design for WSN (Wireless sensor network) requiring high reliability, low cost, low power, scalability and low data rate. Accordingly, replacement standards and protocols having the same or similar functions as those disclosed herein are considered equivalents thereof. In some example embodiments IEEE 802.3 Ethernet and InfiniBand protocols are complied.

[0051] In the available processors a computer program (also known as a program, software, software application, script, or code) can be written in any form of programming language, including compiled or interpreted languages, and it can be deployed in any form, including as a standalone program or as a module, component, subroutine, or other unit suitable for use in a computing environment. A computer program does not necessarily correspond to a file in a file system. A program can be stored in a portion of a file that holds other programs or data (e.g., one or more scripts stored in a markup language document), in a single file dedicated to the program in question, or in multiple coordinated files (e.g., files that store one or more modules, sub programs, or portions of code). A computer program can be deployed to be executed on one computer or on multiple computers that are located at one site or distributed across multiple sites and interconnected by a communication network.

[0052] FIG 2B illustrates schematic view of a system architecture of bottom side associated with second layer of assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention. In some example embodiments the bottom side of the second layer is also known as the second surface 125 and the components present on the second surface 125 may be a plurality of second electronic components 126. In some example embodiments the processors 104 of the first layer 101 are coupled with a plurality of memories 213 of the second layer. The plurality memory 213 includes a ninth DDR4 RAM 213I, a tenth DDR4 RAM 213J, an eleventh DDR4 RAM 213K, a twelfth DDR4 RAM 213L, a thirteenth DDR4 RAM 213M, a fourteenth DDR4 RAM 213N, a fifteenth DDR4 RAM 213O and a sixteenth DDR4 RAM 213P is placed at the bottom side of second layer 103. In some example embodiments the bottom side associated with second layer 103 comprises a plurality of first position connectors 303. In some example embodiments the plurality of first position connectors further comprises a first position connector 303A and a second position connector 303B. In some example embodiments the bottom side associated with second layer 103 comprises a plurality of second position connectors 305. The second position connectors further comprise a third position connector 305A and a fourth position connector 305B. In some example embodiments the bottom side associated with second layer 103 comprises a plurality of small low power clock 307. The plurality of small low power clock further comprises a first plurality of small low power clock 307A and a second plurality of small low power clock 307B. In some example embodiments bottom side associated with second layer 103 comprises a plurality of shunt voltage reference IC 309. The plurality of the shunt voltage reference IC further comprises a first shunt voltage reference IC 309A and a second shunt voltage reference IC 309B. In some example embodiments bottom side associated with second layer 103 also comprises a PCIe packet switch 311, a second clock buffer 313, a voltage level translator 315, an 8-channel I2C switch 317, a flash memory IC 319, a linear regulator 321 and a plurality of high-speed ground plane socket strips 323. The plurality of high-speed ground plane socket strips 323 further comprises a first high-speed ground plane socket strips 323A and a second high-speed ground plane



socket strips 323B. In some example embodiments the first position connector 303 and the second position connector 305 to create a bridge between isolated circuits or interrupted positions in a circuit. In some example embodiments low power clock 307 enables overall functional design of a circuit. In some example embodiments the shunt voltage reference IC 309 regulates the load by shunting excess current through the device to ground. In some example embodiments the PCIe packet switch 311 allows two hosts to allocate their own PCIe bus and memory resources. In some example embodiments the voltage level translator 315 converts signals from one voltage level to another. In some example embodiments the 8-channel I2C switch 317 allows the use of different bus voltages on each pair. In some example embodiments the flash memory IC 319 enables additional data storage to an application within a circuit. In some example embodiments the linear regulator 321 maintains a steady voltage output. In some example embodiments the high-speed ground plane socket strips 323 provide power or ground connections.

15 **[0053]** In some example embodiments the second layer 103 of the 3 layered optoelectronic engine comprises memory components for enabling but not limited to each FPGA individually connected to 16GB of DDR4, enhancing memory capacity for System-in-Package applications. In some example embodiments the design of second layer 103 may be flexible, making it suitable for multiple applications. In some example embodiments the third processor (Intel MAX 10) 217 has features but not limited for integration of programmable clock ICs for high-speed transceiver banks, enabling modification of clock signals to meet system demands. Further, control is achieved using the I2C feature which further enables system controller with multi-purpose functionality. In some example embodiments the MAX 10 217 on second layer 105 serves as a programmable module for a multi-rail power sequencer and monitoring. In some example embodiments the second layer 105 comprising the PCIe switch 311 enables but not limited for Arria10 FPGAs 114 to communicate as downstream, and the host system communicates as upstream. Further the downstream communication and the host system

communication/upstream communication is further explained in FIG 5 of the disclosure.

[0054] FIG 3A illustrates schematic view of a system architecture of top side associated with third layer of assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention. In some example embodiments the topside of the third layer 105 is also known as the first surface 127 and the components present on the first surface 127 may be a plurality of third electronic components 128. In some example embodiments the top side associated with third layer 105 of assembly of a 3-layer opto-electronic engine comprises a plurality of N-MOSFET transistor 401A, a plurality of surface mount Silicon Schottky diode 401B and a plurality of LEDs 403. In some example embodiments the plurality of LEDs 403 further comprises a blue SMD chip LED lamp 403A, a first plurality of bright green chip LED 403B and a second plurality of bright green chip LED 403C. In some example embodiments the top side associated with third layer 105 also comprises a plurality of ultra micro power terminals. In some example embodiments the plurality of ultra micro power terminals further comprises a first plurality of ultra micro power terminals 405 and a second plurality of ultra micro power terminals 407. The first plurality of ultra micro power terminals comprises a first ultra micro power terminal 405A and a second ultra micro power terminal 405B. In some example embodiments second plurality of ultra micro power terminals 407 comprises a third ultra micro power terminal 407A and a fourth ultra micro power terminal 407B. In some example embodiments the top side associated with third layer 105 comprises a plurality of power MOSFET transistor 409. The plurality of power MOSFET transistors 409 further comprises a first plurality of power MOSFET transistor 409A, a second plurality of power MOSFET transistor 409B, a third plurality of power MOSFET transistor 409C, a fourth plurality of power MOSFET transistors. In some example embodiments the top side associated with third layer 105 comprises a plurality of board-to-board connectors 411. The plurality of board-to-board connectors 411 further comprises a first board-to-board connectors 411A and a second board-to-board connectors

411B. In some example embodiments the top side associated with third layer 105 comprises a fourth plurality of power MOSFET transistors 413A, a fifth plurality of power MOSFET transistors 413B and a sixth plurality of power MOSFET transistors 413C. In some example embodiments the top side associated with third layer 105 comprises a plurality of diode controller 415. The plurality of diode controller 415 further comprises a first diode controller 415A and a second diode controller 415B. In some example embodiments the top side associated with third layer 105 comprises a plurality of power MOSFET 417. The plurality of power MOSFET 417 further comprises a first plurality of power MOSFET 417A and a second plurality of power MOSFET 417B. In some example embodiments the top side associated with third layer 105 comprises a microcontroller 419, a low profile SMD sub-miniature slide switch 421, a first low voltage ideal diode controller 423, a second low voltage ideal diode controller 429, a voltage level translator dc dc voltage translator 425, a first voltage regulator 427, a second voltage regulator 431, a plurality of voltage controllers 433 and a second plurality of mounting holes 435. In some example embodiments topside of the third layer 105 comprises a second plurality of mounting holes 435 named a seventh mounting hole 435A, an eighth mounting hole 435B, a ninth mounting hole 435C, a tenth mounting hole 435D, an eleventh mounting hole 435E and a twelfth mounting hole 435F. In some example embodiments these mounting holes 435 may be placed near six vertices of the hexagonal topside associated with third layer 105. In some example embodiments the N-MOSFET transistor 401A enables switching or amplifying signals. In some example embodiments the surface mount Silicon Schottky diode 401B enable as rectifiers in switching regulators, power supplies, and voltage clamping circuits. In some example embodiments the blue SMD chip LED lamp 403A converts electrical current into high-energy light, including invisible ultraviolet, violet, or blue wavelengths. In some example embodiments the bright green chip LED 403B may be a small electronic component that emits green light. In some example embodiments the first plurality of ultra-micro power terminal 405 and second plurality of ultra-micro power terminal 407 may provide power and signal/ground solutions. In some example embodiments the power MOSFET transistor 409 may

control high current or power in circuits. In some example embodiments the plurality of board-to-board connectors 411 may enable connection printed circuit boards (PCBs) without a cable. In some example embodiments the plurality of diode controller 415 may hold but not limited to source-to-drain voltage at 25 mV.

- 5 In some example embodiments the microcontroller 419 may be but not limited to control a singular function in a device. In some example embodiments the sub-miniature slide switch 421 allows control of a circuit's current flow without having to manually splice or cut wire.

[0055] In the third layer (107) based on optimization, the number of components to  
10 be placed is reduced by 9.18% (i.e. reduced from 740 to 672). The optimization is enabled based on the following based on:

- a) Power Supply considered from PCIe ATX connector and PCIe Slot for 12V input (16A). For 3.3V, 12V\_Out from 12V source (after voltage protection circuit) is considered. 3.3V from PCIe slot is not included. For some 3.3V  
15 (21A), single LTM4620A DC-DC converter is used, which has capability of delivering 26A (single O/P) or 13A (2 O/Ps with each 13A).
- b) The Altera Power Delivery Network (PDN) is configured to provide stable power to multiple processor components. It comprises voltage regulators, capacitors, and inductors, ensuring reliable operation by minimizing voltage  
20 fluctuations and noise. Frequency vs. impedance depicts how impedance changes with signal frequency, crucial for designing a PDN that meets power delivery requirements across frequency ranges. Z target is the desired impedance at a specific frequency, guiding component selection and layout for efficient power delivery. Understanding these relationships optimizes  
25 PDN design, ensuring Altera FPGAs receive consistent, clean power for reliable performance across diverse operational frequencies, enhancing overall system stability and functionality.

[0056] In some example embodiments the third layer 105 comprises multiple power supplying components. The 3-layered optoelectronic engine 100 demands

but not limited to multiple voltage supply rails with stringent regulation accuracy and sequencing specifications for its diverse set of devices. In some example embodiments the third layer 105 addresses but not limited the complexity by incorporating a power supply circuit structure and a sophisticated power sequencer

5 803 In some example embodiments the third layer 105 comprises the power sequencer 803 for enabling but not limited to governing the overall power of the system by seamlessly integrating various power supplies and their control circuits. In some example embodiments the third layer 105 enhances the stability and reliability of 3-layered optoelectronic engine 100 by utilizing differential remote

10 sense pins to actively monitor critical parameters such as VCC and other power supplies. In some example embodiments the third layer 105 have the total power consumption but not limited to 180W driven by an ATX, boasts 13 power regulator ICs accompanied by supporting passives and other ICs. In some example embodiments the third layer 105 ensures comprehensive integration, optimal

15 performance and managing the intricate power requirements of 3-layered optoelectronic engine 100 with the help of approximately 52 ICs and a diverse array of components such as power modules, voltage level shifters to ADC and the power sequencer 803. Further the power requirements of the 3-layered optoelectronic engine 100 further explained in the **FIG 6** of the disclosure.

20 **[0057] FIG 3B** illustrates schematic view of a system architecture of bottom side associated with third layer of assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention. In some example embodiments the bottom side of the third layer 105 is also known as the second surface 129 and the components present on the second surface 129 may be a

25 plurality of fourth electronic components 130. In some example embodiments the bottom side associated with third layer 105 of assembly of a 3-layer opto-electronic engine 100 comprises a plurality of non-isolated DC/DC converters 501. The plurality of non-isolated DC/DC converters 501 further comprises a first non-isolated DC/DC converter 501A and a second non-isolated DC/DC converter 501B.

30 In some example embodiments the bottom side associated with third layer 105 of

assembly of a 3-layer opto-electronic engine 100 comprises a mezzanine connector 503, a plurality of step-down DC/DC  $\mu$ Module regulators 505. The plurality of step-down DC/DC  $\mu$ Module regulators 505 further comprises a first step-down DC/DC  $\mu$ Module regulator 505A and a second step-down DC/DC  $\mu$ Module regulator 505B.

5 In some example embodiments the bottom side associated with third layer 105 comprises a power supply controller 507, a first DC/DC controller and switching regulator chip 509, a second DC/DC controller and switching regulator chip 511, a plurality of DIP switches further comprising a first DIP switch 513 and a second DIP switch 519, a plurality of filters further comprising a first plurality filters 515A

10 and a second plurality of filters 515B, a high performance connector 517, a plurality of N-MOSFET transistors 521, a plurality of tact switches 523, a wire wound inductor 525, a power terminal header 527, a plurality of DC/DC POL converter module 529 further comprising a first DC/DC POL converter module 529A and a second DC/DC POL converter module 529B, a third DC/DC controller and

15 switching regulator chip and a power MOSFET transistor 533.

**[0058]** Placing the ATX power terminal header [527] parallel to the B2B connector [503] improves thermal management by optimizing heat flow. This arrangement facilitates a more uniform distribution of heat across the PCB, reducing localized hotspots and enhancing overall thermal dissipation efficiency.

20 **[0059]** Switch [421], along with rest of the headers and switches are placed at the board side [3B] of the third layer. This gives ease of access to these components. Expanding the board area to 6111 mm<sup>2</sup>, with each side measuring 48.5mm of Hexagon layer 3, facilitates efficient component placement and adherence to design guidelines. The increased space allows for optimal arrangement of components,

25 ensuring proper signal integrity, power distribution, and thermal management. This expansion optimizes the layout for efficient assembly and enhances the overall scalability and versatility of the design. Mounting holes with Keep Out area and fiducial masks added which match with the second layer.

[0060] FIG 4 illustrates a block diagram of the first layer associated with assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention. In some example embodiments the block diagram of first layer of the 3-layer opto-electronic engine comprises a first processor 104A (i.e., FPGA) and a first plurality of high-speed transceivers. In some example embodiment first plurality of transceivers may be high speed optoelectronic connectors. Further comprises a second processor 104B (i.e., FPGA) and a second plurality of high-speed transceivers. In some example embodiment a second plurality of transceivers may be high speed optoelectronic connectors. The first plurality of transceivers comprises a first transmitter 111A and a first receiver 111B, a second transmitter 113A and a second receiver 113B, a third transmitter 115A and a third receiver 115B. The second plurality of transceivers comprises a fourth transmitter 117A and a fourth receiver 117B, the fifth transmitter 119A and a fifth receiver 119B, a sixth transmitter 121A and a sixth receiver 121B. Components present within the first layer shown within block 601. Components placed outside block 601 such as CDN (Clock Distribution Network) 307, DDR4 213 and PCIe 311 may be from the second and third layer respectively. There are a total of 12 high-speed transceivers each having capacity of 192 Gbps rendering an output speed of 2.304 Tbps. In some example embodiments a single optoelectronic transceiver may be providing speeds up to the limit of 16 Gbps. These optoelectronic transceivers (LightKonnnect™) may be electrically connected to first layer 101 surface with short differential traces between 12 to 38mm. In some example embodiments the optoelectronic transceiver modules may support backplanes and optical modules, enhancing the flexibility of the interposer. In some example embodiments the optoelectronic transceivers indicate the improved signal integrity when insertion and return losses for the electrical connections between optoelectronic transceiver modules and plurality of FPGAs 104 are specified as -1.58 dB and -17.2 dB for the frequency range of 0 to 12.5GHz. in some example embodiments the first layer 101 divided into two interposers namely a left interposer 101A and a right interposer 101B each comprising a single FPGA 104 and six optoelectronic interconnects.

[0061] FIG 5 illustrates a block diagram of a system architecture of second layer associated with assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention. In some example embodiments the block diagram of a system architecture of second layer comprises a large block 701 further comprising DDR4 RAM 213, MAX 10 217, PCIe switch 311, I2C Multiplexer 317, temperature sensor 201, Fan control, JTAG, NOR Flash 203 etc. Components present outside block 701 may be from the first or third layer respectively. In some example embodiments the Plurality of FPGA has 24 sub banks each. In some example embodiments 12 banks are connected to plurality of optoelectronic transceivers 717, in some example embodiments 8 banks are connected to PCIe each and other 4 banks are used for inter-FPGA communication. In some example embodiments each of plurality of optoelectronic interconnect 717 has both transmitting and receiving modules. In some example embodiments third processor 217 controls the clock for the FPGA 104 functioning where the clock signal is always 100MHz, FPGAs 104 uses clock signals by dividing based on the necessity for the processing. In some example embodiments I2C multiplexer 317 executes the clock input to plurality of FPGAs 104 based on the need. In some example embodiment the PCIe connection 705 connects the PCIe cards from outside and the flow of data from PCIe cards to plurality of FPGAs 104 is called downstream. In some example embodiments the connection between 3-layer opto-electronic engine 100 and PCIe cards at server rack is established by PCIe connectors 705 and PCIe switch 311. In some example embodiments consider a User 1 wants to use a data rate of 1 Gbps and a User 2 wants to use the data rate of 10 Gbps. The usage of banks is decided by the plurality of FPGAs 104 based on availability. The DDR4 RAMs reserved for both FPGAs 104 is for flash memory to store the data which is flowing in to the entire 3-layer opto-electronic engine 100. In some example embodiments the clock signal may be but not limited to 100MHz. in some example embodiments the plurality of sink and source DDR termination regulators 709 may be but not limited for initiation and termination of DDR4 RAMs 709A. In some example embodiments temperature sensor 201 may be placed on each of the FPGAs 104 to measure the real time temperature of the plurality of FPGAs 104. In some



example embodiments the third processor 217 controls the Fan control 711 based on the temperature data obtained from temperature sensor 201.

[0062] FIG 6 illustrates a block diagram of a system architecture of third layer associated with assembly of a 3-layer opto-electronic engine, according to one example embodiments of the invention. In some example embodiments the block diagram of a system architecture of third layer comprises all power supply components such as voltage controllers, power controllers, voltage convertors, voltage switches, dip switches, etc. All the components present within block 801 are the components of the third layer. Other components such as plurality of FPGA, Optoelectronic interconnects, PCIe connectors, power sequencer etc. may be from the first and second layer. In some example embodiments the third layer 105 comprises a reverse supply protection 709 and voltage protection control circuit 707 may be but not limited to protect the power supply components from damaging. In some example embodiments the third layer 105 comprises an IC - 8-channel PMEBus power system manager 711 to sequence and trim the power supply. In some example embodiments PCIe signals 713 received with the help PCIe switches 311 may be but not limited for controlling the PCIe hierarchy. In some example embodiments the third layer 105 comprises components explained in FIG 3A and FIG 3B. In some example embodiments the block 801 components provide the required voltage and current supplies to each of the plurality of first components 124 and plurality of second components 126 may be belong to second layer 103 of the 3-layer opto-electronic engine 100. In the second layer 103 and third layer 105 components are placed on both sides. Use of double-sided sockets and solder of self-assembly of parts enable placing the components on both second layer 103 and third layer 105.

[0063] FIG 7 illustrates an exploded view of a layers involved in a 3-layer opto-electronic engine, according to one example embodiments of the invention. In some example embodiments the exploded view comprises the first layer 101, e second layer 103 and a third layer 105. In some example embodiments the further explanation of the additional components presents in each layer is already

explained. In some example embodiments each layer of the 3-layer opto-electronic engine 100 may be separated and mounted by using different connection methods. Within the 3-layer opto-electronic engine 100 package-mounted optics, signals transmitted through light pulses within internal free space optical channel experience a low-level interference; hence, this allows much faster data transfer rates between processing units there by loss due to attenuation and noise.

[0064] FIG 8A illustrates the functionality of two or more 3-layer opto-electronic engines to perform distributed computing across each of the engines, according to one example embodiment of the invention. In some example embodiments, in order to understand signal integrity a test of a distributed tile-based multiplication may be illustrated. Specifically, based on the above the plurality of optoelectronic connectors (111,113,115,117,119,121) and the plurality of processors 104 are coupled using a set of connections 102 such that route length between the plurality of processors 104 is optimal in an intra- 3 layer opto-electronic engine 100 communication and inter-3 layer opto-electronic engine 100 communication is optimal and loss less to maintain signal integrity. By focusing on smaller sub-problems, tile-based matrix multiplication makes it easier to exploit the parallel and pipelined nature of FPGA processors, leading to more efficient computations.

[0065] Consider a case of intra-3 layer opto-electronic engine 100, unlike the case of inter-3 layer opto-electronic engine 100 that typically requires typically a larger route length, where in distributing tile-based matrix multiplication between two FPGA processors involves partitioning the computation and data in such a way that both FPGAs work concurrently with minimal communication overhead.

[0066] Consider a detailed method of the functioning of the embodiment in an example scenario.

[0067] Partitioning the Data: To effectively distribute the workload between two FPGAs, the matrices are divided into tiles, and these tiles are allocated to the FPGAs. For simplicity, let's assume the matrices  $AA$ ,  $BB$ , and  $CC$  are of sizes  $M \times K$ ,  $M \times K$ ,  $K \times N$ , and  $M \times N$  respectively, and we choose a tile size of  $T$ .

**[0068]** Horizontal Partitioning: One common strategy is to partition the matrices horizontally. Split matrix  $AA$  horizontally into two parts  $A1A1$  and  $A2A2$ . Similarly, split matrix  $CC$  horizontally into  $C1C1$  and  $C2C2$ . Each FPGA will be responsible for computing part of the result matrix  $CC$ .

- 5 **[0069]** Distributing the Computation: Each FPGA will perform the matrix multiplication for its assigned tiles. Let's denote the two FPGAs as FPGA1 and FPGA2. FPGA1 will handle the top half of the matrices. It will receive  $A1A1$  (the top half of  $AA$ ) and the entire matrix  $BB$ . It will compute the top half of the result matrix  $C1C1$ . FPGA2 will handle the bottom half of the matrices: It will  
 10 receive  $A2A2$  (the bottom half of  $AA$ ) and the entire matrix  $BB$ . It will compute the bottom half of the result matrix  $C2C2$ .

**[0070]** In some example embodiments the FPGA 1 will handle the steps as follows:

- 1) Load Tiles: Load the necessary tiles of matrices  $AA$  and  $BB$  into the FPGA's on-chip memory. To Compute Tile Products: For FPGA1, compute the top  
 15 half  $C1C1$ :  $C1 = \sum_{k=0}^{K/TA1} A1k \times Bk$  For FPGA2, compute the bottom half  $C2C2$ :  
 $C2 = \sum_{k=0}^{K/TA2} A2k \times Bk$
- 2) Accumulate Results: Accumulate the partial results for each tile multiplication to form the final tiles of  $C1C1$  and  $C2C2$ . Store Results: Store  
 20 the computer tiles back into off-chip memory.

- [0071]** Communication Between FPGAs: The communication between the FPGAs is minimized since each FPGA can operate mostly independently. However, coordination is needed to ensure the correct tiles are processed and the results are merged correctly: Initial Synchronization: Ensure both FPGAs start with the correct  
 25 parts of matrices  $AA$  and  $BB$ . Result Merging: Once both FPGAs complete their computations, the resulting parts  $C1C1$  and  $C2C2$  are combined to form the final matrix  $CC$ .

[0072] In some example embodiments, consider a pair of matrices. Matrices  $AA$  and  $BB$  are of size  $8 \times 8$  and  $8 \times 8$ . In some example embodiments tile size  $TT$  is 4. The processing steps as follows:

[0073] Suppose we have two matrices  $AA$  and  $BB$  of sizes  $M \times K$  and  $K \times N$  respectively, and we want to compute the product matrix  $C = A \times B$ . Tile Size: Choose a tile size  $TT$  (where  $TT$  is typically much smaller than  $M$ ,  $K$ , or  $N$ ) that fits well within the FPGA's memory constraints.

[0074] In some example embodiments divide the matrices  $AA$ ,  $BB$ , and  $CC$  into smaller sub-matrices or tiles. For instance:

10 Matrix  $AA$  is divided into blocks of size  $T \times TT \times T$ .

Matrix  $BB$  is divided into blocks of size  $T \times TT \times T$ .

Matrix  $CC$  is also divided into blocks of size  $T \times TT \times T$ .

[0075] Tile Multiplication: Instead of computing the product of the entire matrices at once, compute the product of the tiles and accumulate the results. The process is as follows:

Initialize: Start with an empty result matrix  $CC$ .

Iterate Over Tiles: For each tile in the result matrix  $CC$ :

For  $ii$  from 0 to  $M/T$ :

For  $jj$  from 0 to  $N/T$ :

20 Initialize  $C_{ij}$  to zero.

For  $kk$  from 0 to  $K/T$ :

Multiply the tiles  $A_{ik}$  and  $B_{kj}$  and add the result to  $C_{ij}$ .

Mathematically, this can be represented as:  $C_{ij} = \sum_{k=0}^{K/T} A_{ik} \times B_{kj}$

**[0076]** FPGA Implementation: Implementing tile-based matrix multiplication on FPGA involves the following steps:

- 1) Load the tiles  $A_{ik}A_{ik}$  and  $B_{kj}B_{kj}$  into the FPGA's on-chip memory. This is crucial because on-chip memory access is much faster than off-chip memory access.
- 2) Use the FPGA's parallel processing capabilities to perform multiple multiplications and additions simultaneously. Each tile multiplication can be assigned to different processing units within the FPGA.
- 3) Accumulate the partial results of tile multiplications to form the final tile of the result matrix  $C_{ij}C_{ij}$ .
- 4) Efficiently manage the data movement between the FPGA's on-chip memory and off-chip memory to ensure continuous data flow and minimize idle time.

**[0077]** In some example embodiments consider an example with  $M=N=K=8$  and  $T=4$ :

$$A=[A_{00}A_{01}A_{10}A_{11}], \quad B=[B_{00}B_{01}B_{10}B_{11}], \quad C=[C_{00}C_{01}C_{10}C_{11}]$$

$$A=[A_{00}A_{10}A_{01}A_{11}], \quad B=[B_{00}B_{10}B_{01}B_{11}], \quad C=[C_{00}C_{10}C_{01}C_{11}]$$

where each  $A_{ij}A_{ij}$ ,  $B_{ij}B_{ij}$ , and  $C_{ij}C_{ij}$  is a  $4 \times 4$  tile.

Tile Multiplication proceeds as;

$$C_{00}=A_{00}B_{00}+A_{01}B_{10}C_{00}=A_{00}B_{00}+A_{01}B_{10}$$

$$C_{01}=A_{00}B_{01}+A_{01}B_{11}C_{01}=A_{00}B_{01}+A_{01}B_{11}$$

$$C_{10}=A_{10}B_{00}+A_{11}B_{10}C_{10}=A_{10}B_{00}+A_{11}B_{10}$$

$$C_{11}=A_{10}B_{01}+A_{11}B_{11}C_{11}=A_{10}B_{01}+A_{11}B_{11}$$

[0078] The modularity and ability to stack in the 3-layer opto-electronic engine 100 is enabled by distribution of pin configuration and that is enabled by reduction in requirements of number of pins needed by 70.8%. Generally, in absence of 3-layers structure in order to facility described functionality, it would take about 12,000 pins.

5 By facilitating 3-layer opto-electronic engine total pins used are about 3,500 (i.e. about 240 pins between the first layer 101 and the second layer 103, about 2430 pins between the second layer 103 and the third layer 105, and about 600 pins between the third layer 105 and the mother board 20). Also, In 3-layered opto-electronic engine 100, data coursed through light pulses on tiny internal channels, ,

10 dynamic routing allows for real-time adjustments to meet traffic demand. Dynamically rerouting data across the various optical channels should help avoid congestion, ensuring that information is able to pass through without difficulties. That will improve the general performance of the system, in addition to the optimization of power consumption, which is a critical factor in compact, packed

15 3-layer opto-electronic engine.

## Claims:

I/We claim

1. A 3 layer opto-electronic engine 100, comprising:

a first layer 101 that includes:

5 a plurality of processors 104, and

a plurality of optoelectronic connectors (111,113,115,117,119,121)

wherein

the plurality of optoelectronic connectors (111,113,115,117,119,121) are arranged to surround the plurality of processors 104 and the 102,

10 wherein the plurality of optoelectronic connectors (111,113,115,117,119,121) and the plurality of processors 104 are coupled using a set of connections 102 such that route length between the plurality of processors 104 is optimal in an intra- 3 layer opto-electronic engine 100 communication and inter-3 layer opto-electronic engine 100 communication is optimal and loss less to maintain signal integrity ;

15 a second layer 103 that is connected to the first layer 101, wherein

the second layer 103 includes:

a first surface 123 that faces the first layer 101, and

a second surface 125 that is opposite to the first surface 123,

20 the first surface 123 includes:

a plurality of first memories 709A, and

a plurality of first electronic components 124, and

the second surface 125 includes:

25 a plurality of second memories 709B that is different from the plurality of first memories 709A, and

a plurality of second electronic components 126 that is different from the plurality of first electronic components 124; and

a third layer 105 connected to at least one of the first layer 101 or the second layer 103, wherein

30 the third layer 105 includes:

- a first surface 127 that faces the second layer 103, and  
a second surface 129 that is opposite to the first face 127 of the third layer 105,  
the first surface 127 of the third layer 105 includes a plurality of third  
5 electronic components 128 that is different from the plurality of first electronic components 124 and the plurality of second electronic components 126, and  
the second surface 129 of the third layer 105 includes a plurality of fourth electronic components 130 that is different from the plurality of first electronic components 124, the plurality of second electronic components 126, and the  
10 plurality of third electronic components 128;  
the first layer 101, the second layer 103, and the third layer 105 are vertically stacked using an optimized pin configuration.
2. The 3-layer opto-electronic engine 100 of claim 1, wherein the plurality of first  
15 electronic components 124 includes two or more of a plurality of temperature sensors 201, a series NOR flash 203, a first clock buffer 205, a crystal oscillator 207, a first power MOSFET transistor 209, a connector header mount 211, a micro low-profile header strip 219, or a combination thereof.
- 20 3. The 3 layer opto-electronic engine 100 of claim 1, wherein the plurality of second electronic components 126 includes two or more of a plurality of position connectors 303, a plurality of low power clocks 307, a plurality of shunt voltage reference ICs 309, a PCIe packet switch 311, a second clock buffer 205, a first voltage level translator 315, an 8-channel I2C switch 317, a flash memory IC 319, a linear regulator 321, a  
25 plurality of high-speed ground plane socket strips 323, or a combination thereof.
4. The 3-layered opto-electronic engine 100 of claim 1, wherein the plurality of  
third electronic components 128 includes two or more of a plurality of N-MOSFET transistor 401, a plurality of surface mount Silicon Schottky diodes 401B, a plurality  
30 of LEDs 403, a plurality of ultra-micro power terminals 405, a plurality of board-to-board connectors 411, a plurality of diode controllers 415, a microcontroller 419, a low



profile SMD sub-miniature slide switch 421, a first low voltage ideal diode controller , a second low voltage ideal diode controller 423, a second voltage level translator 315B, a first voltage regulator 327, a second voltage regulator 329, a plurality of voltage controllers 433, or a combination thereof.

5

5. The 3-layered opto-electronic engine 100 of claim 1, wherein the plurality of fourth electronic components 130 includes two or more of a plurality of non-isolated DC/DC converters 501, a mezzanine connector 503, a plurality of step-down DC/DC  $\mu$ Module regulators 505, a power supply controller 507, a plurality of DC/DC  
10 controllers 509, a plurality of switching regulator chips 511, a plurality of DIP switches 513, a plurality of filters 515, a plurality of N-MOSFET transistors 401, a plurality of tact switches 523, a wire wound inductor 525, a power terminal header 527, a plurality of DC/DC POL converters 529, or a combination thereof.

15 6. The 3-layered opto-electronic engine 100 of claim 1, wherein  
the first layer further includes a plurality of trapezium shaped interposers 101,  
and

each trapezium shaped interposer of the plurality of trapezium shaped interposers includes:

20 at least one processor 104 of the plurality of processors, and  
a set of optoelectronic connectors 717 of the plurality of optoelectronic  
connectors.

7. The 3-layered opto-electronic engine 100 of claim 1, further comprising a mother  
25 board 20 that is connected to the third layer 105.

8. The 3-layered opto-electronic engine 100 of claim 1, wherein  
the first layer 101 is connected to the second layer 103 via solder bumps 107,  
and the second layer 103 is connected to the third layer 105 via a plurality of  
30 edge connectors 109 an optimized pin configuration.

9. The 3-layered opto-electronic engine 100 of claim 1, wherein the optimized pin configuration includes a total of 3,500 pins that is about 240 pins between the first layer 101 and the second layer 103, about 2430 pins between the second layer 103 and the third layer 105, and about 600 pins between the third layer 105 and the mother board  
5 20.

10. The 3-layered opto-electronic engine 100 of claim 1, wherein the shape of each of the first layer 101, the second layer 103, and the third layer 105 corresponds to a hexagonal shape.  
10

Dated this 1<sup>st</sup> day of May 2024

*Pranav Bhat*

Pranav Bhat (IN/PA 4580)  
Agent for the Applicant

15

## ABSTRACT

### MULTIPLE LAYER ARCHITECTURE OF 3D SYSTEM IN PACKAGE

[0079] The problem of low-speed interconnections in distributed computing, low signal integrity and limited processing capacity is solved by using a heterogeneous integration of various components along with high-speed transceivers and processors that are coupled with memory in modular multi layered stack. The components are distributed amongst three layers. The first layer comprises multiple processors and multiple high-speed interconnects distributed in the first layer. The second layer is a digital layer comprising clock ICs, buffer clock, MUX, JTAG, USB etc., that support the processors. The third layer is an analog layer comprising power ICs that feed power to the first two layers and external I/O interface.

Dated this 1<sup>st</sup> day of May 2024



Pranav Bhat (IN/PA 4580)

Agent for the Applicant