

Creating portable UVM sequences with ISequenceSpecTM



Neena Chandawale (Host)



Amanjyot Kaur (Presenter)

Agenda

- Introduction
- Challenges faced and their solution
- ISequenceSpecTM overview
 - Introduction
 - Input flavors- spreadsheet and text-based format
 - Common configuration
- Deep Dive into ISequenceSpec[™]
 - Sequence language features- conditional and looping statements, function calls, structures, randomization, constraints, assertions, etc.
 - Sequence properties
 - Check- list of checks
- Practical examples
 - Handling indirect registers
 - RISC-V SweRV[™]
- Benefits
- Conclusion




Introduction

History of EDA tools and design methodologies


- Designs evolved from hundreds of transistors to hundreds of billions over last several decades
- Shrinking transistor and increasing transistor count drove various design and verification methodologies
- Abstraction: Key tool in managing ever-increasing complexity and scale of ASIC/SoC designs



Design Abstraction



CPU & IP Hardware Software Interface



What's a Sequence?

- A list of steps that need to be executed in order
- A flow-chart or an algorithm
- Used for configuration setting (programming) or test

Functional

Reset
Power up
Low power
Initialization
Functional modes
Filter coefficients
Eeprom settings
Memory descriptors

Test

Parameterized Randomized Constrained

- Sequences are created at various stages of the Design Process
 - Frontend Design Verification
 SV/UVM
 - Embedded codeC/C++
 - Backend Configuration of chips
 C/C++
 - Backend Testing and Validation
 C/C++



Example Sequence with HSI

As an example, the code below is a SV task that is manually coded by the user. It shows that HSI is a critical part of a sequence to achieve a certain behavior in the target device.

```
task xmit( int noOfTxTrans);
                                                                                       Writing a
    for ( int count = 0 ; count < noOfTxTrans;count++ )</pre>
                                                                                        Register
    begin
        if (1 && count == LineRate && rdValue == ClockFreg)
            begin
                                                                                                       Writing a
                lvar = InitialWriteData + count;
                                                                                                         Field
                rm.TXDATA.write(status, lvar, .parent(this));
                rm.CONTROL.TXEN.write(status, uartControl[1], .parent(this));
            end
                  (rdValue == 0)
            while
            begin
                                                                                                     Reading a
                                                                                                        Field
                rm.STATUS.TXDONE.read(status, STATUS TXDONE, .parent(this));
                rdValue=STATUS TXDONE;
            end
        end
```

endtask



Sequences are built on registers, memories, pins

- Sequences contain
 - Register / Field Writes
 - Register / Field Reads
 - Pin Manipulation Commands
 - Wait / Function calls, sub sequence calls
- Information about Registers/Memories can be in any format
 - IP-XACT
 - SystemRDL
 - Word / Excel
 - Text files



Challenges faced and their solution

Challenges faced with Sequences

Duplicate work in Verification, Firmware & Validation groups

A sequence works on one platform and not on other

No way to create the same debug environment on multiple platforms

Sequence is not clear or may not be well documented

Sequence contain register data that can be in any standard or custom format




Proposed Solution

Create a Golden Spec for Implementation-Level Sequences and Auto-Generate the Code

- Capturing the golden specification for sequences will need the following capabilities:
 - Control flow
 - High level of abstraction devoid of implementation detail
 - Access to hierarchical register data for SoC, Subsystem and IPs
 - Access to pins, signals and interfaces
 - High level execution of arbitrary transactions
 - Deal with timing differently based on the target
 - Hierarchy of sequence and base address of the DUT



Specification Driven Development



What does a sequence generation need


- Create a variety of output formats
- Flexibility in how Read/Writes are generated
- Output specific
 - UVM: font door/back door / peekpoke
 - C/C++ : Consolidated read/write
 - Test/Validation: Multiple test sites for testing multiple chips simultaneously
 - Target platform may not support hierarchy, loops, variables



ISequenceSpec[™] overview

Introducing ISequenceSpec™






Introducing ISequenceSpec™ - Continued

- ISequenceSpec enables users to describe the programming and test sequences of a device and automatically generate sequences ready to use from an early design and verification stage to post silicon validation
- Centralize creation of sequences from a single specification and generate various output formats for multiple SoC teams
 - UVM, System Verilog, C, TCL, CSV or MATLAB
 - HTML
 - Platform
- Specify portable sequences for multiple IPs at a higher level in-sync with the register specification
- Use register descriptions in standard formats such as IP-XACT, SystemRDL, RALF or leverage IDesignSpec[™] integrated flow to use the register data
- Add-on to IDesignSpec





Input Flavors

- Spreadsheet format
 - OpenOffice
 - IDSExcel
- Text based format
 - Python

```
4 +
iscv.py
134
        from regMap.registermap.registermap import ISequenceSpec as iss
135
        from regMap.block import block
136
        block =block()
137
        iss = iss()
138
139
      Class sequences
140
            def initial_seq(self,ip = 'riscv_ip.docx',desc = ''):
141
                set value = iss.argument(1,'set value','set value')
142
                clear value = iss.argument(0,'clear value','clear value')
143
                a size = iss.argument(2, 'a size', 'size of external sources')
144
                base addri = iss.constant(0x0, 'base addr', 'base address')
145
                ext srci = iss.variable({0,0},'ext src','external source array')
146
                reset sigi = iss.variable(1,'reset sig')
147
                exintsrc_reqi = iss.variable(0,'exintsrc_req')
148
                if (reset sigi == 1):
149
                    iss.write(mpiccfg.priord, 1, 'Configured the priority order')
150
                    while (exintsrc regi<a size):
151
                        iss.write(meigwctrl[exintsrc_reqi].polarity,set_value,'"polarity" field set of "meigwctrl" register')
152
                        iss.write(meigwctrl[exintsrc reqi].typel,set value, ""type" field set of "meigwctrl" register")
153
                        iss.write(meigwclr[exintsrc_reqi],clear_value,'Cleared the IP bit by writing to the gateways "meigwclr"')
154
                        iss.read(ext srci[exintsrc reqi],1)
155
                        if (ext srci[exintsrc reqi] == 1):
156
                            iss.write(meie[exintsrc reqi].inten,set value, 'Enabled interrupts for the appropriate external interrupt sources ')
157
                        elif (ext srci[exintsrc reqi]==2):
158
                            iss.write(meie[exintsrc_reqi].inten,set_value,'Enabled interrupts for the appropriate external interrupt sources ')
159
                        exintsrc_reqi=exintsrc_reqi+l
160
161
                    iss.write(meivt.base,base addri, 'Base address of external vectored interrupt address table is set ')
162
                    iss.write(meipt.prithresh,1,'Priority threshold is set')
163
                    iss.write(meicidpl.clidpri,0,'Initialized the nesting priority thresholds ')
164
                    iss.write(meicurpl.currpri,0)
165
166
            def SweRV seq(self,ip = 'riscv ip.docx',desc = ''):
167
168
169
                set val = iss.argument(1, 'set value', 'set value')
170
                clear val = iss.argument(0,'clear value','clear value')
171
                size = iss.argument(2, 'a_size', 'size of external sources')
172
                base addr = iss.constant(0x0, 'base addr', 'base address')
173
                edge detect = iss.constant(1,'edge detect','Edge detection')
```

length: 10,678 lines: 266

Ln:202 Col:35 Sel:010





Python file

Unix (LF)

Input Flavors - Continued

GUI: Add-in to Excel Or OpenOffice





Input Flavors - Continued


Text Based (Python) input

Sequence

```
class sequences:
    def initial seq(self,ip = 'riscv ip.docx',desc = ''):
                                                                                     Constants:
        set value = iss.argument(1, 'set value', 'set value')
                                                                                     name = iss.constant ('value', 'name', 'description')
        clear value = iss.argument(0,'clear value','clear value')
       a size = iss.argument(2, 'a size', 'size of external sources')
       base addri = iss.constant(0x0, 'base addr', 'base address')
       ext srci = iss.variable({0,0},'ext src','external sourece array')
                                                                                     Variables:
       reset sigi = iss.variable(1, 'reset sig')
                                                                                     name = iss.variable ('value', 'name', 'description')
       exintsrc reqi = iss.variable(0, 'exintsrc req')
        if (reset sigi==1):
           iss.write(mpiccfg.priord,1,'Configured the priority order')
           while (exintsrc regi<a size):
                iss.write(meigwctrl[exintsrc reqi].polarity,set value, '"polarity" field set of "meigwctrl" register')
               iss.write(meigwctrl[exintsrc_reqi].typel,set_value,'"type" field set of "meigwctrl" register')
               iss.write(meigwclr[exintsrc reqi],clear value, 'Cleared the IP bit by writing to the gateways "meigwclr"')
               iss.read(ext srci[exintsrc reqi],1)
               if (ext srci[exintsrc reqi]==1):
                    iss.write(meie[exintsrc reqi].inten
                                                           value, 'Enabled interrupts for the appropriate external interrupt sources ')
                elif (ext srci[exintsrc reqi]==2):
                    iss.write(meie[exintsrc reqi].inten,set val
                                                                        led interrupts for the appropriate external interrupt sources ')
                exintsrc reqi=exintsrc reqi+1
           iss.write(meivt.base,base addri,'Base address of external ved
                                                                                             dress table is set '
           iss.write(meipt.prithresh,1,'Priority threshold is
                                                                 Read-Write Statements:
           iss.write(meicidpl.clidpri,0,'Initialized the nest
                                                                 Read Statement: iss.read('register/field name','variable name','desc')
           iss.write(meicurpl.currpri,0)
                                                                 Write Statement: iss.write(('register/field name','variable/constant
                                                                 value', 'desc')
```


Arguments:

name = iss.argument ('value', 'name', 'description')



Common Configuration- Continued

CSV Configuration zone



Common Configuration- Continued

Text Based (Python) input


Configure : All GUI configure options are available in textual mode too


```
configure = {
                             'output' :{
                                         'sv' : {
                                                      'name format' : '%s',
                                                      'max nesting':'2',
                                                      'mout': 'false',
                                                      'consolidated write':'false',
                                                      'Timemultiplier'
                                                                               'time unit':'lns',
                                                                               'time precision':'lns'
                                                      'default data-type':{
Add configure table
                                                                               'argument':'int',
at the top of the file
                                                                               'constant':'int',
                                                                               'variable':'int',
                                                                           },
                                                      'template' :{
                                                                       'reg read' : 'read mirror(%a)',
                                                                       'reg write': 'write mirror(%a, %d, 0, 0)'
```



Deep Dive into ISequenceSpec[™]

Sequence Language Features





Sequence Language Features - Continued

Python format

- Looping
 - While loop
- Condition
 - If else condition
- Wait statement
- · External function call
- IP's in different input formats XACT, System-RDL, RALF, etc
- Fork join
- Randomization and constraint

```
while (exintsrc reqi<a size): _
                                                                          'while' loop syntax
                                                                         for the input pyhton
                                                                         'psequenceselNestedf "meigw<mark>ctrl" register')</mark>
           iss.write(meigwctrl[exintsrc reqi].polarity,set value,'
                                                                            loops are also
           iss.write(meigwctrl[exintsrc reqi].typel,set value, "type"
                                                                               supported
                                                                                                 the dateways "meidwelr"!)
                       d = iss.variable(3, 'b', 'description')
if (reset sigi ==
                       c = iss.constant(0,'d','description')
                        e = iss.variable([1,2,3,4,5])
    iss.w
                       iss.fork join(
          iss.re
    while
        def seq while(self,ip = 'samples.docx',desc = '{base address=true}')
   def i
             consl=iss.constant(23,'consl','this is constant consl')
                                                                                   ; of "meigwctrl" register')
             varl=iss.variable(0, rand(), '{constraint="value<100"}')</pre>
                                                                                   eigwctrl" register')
            var3=iss.variable(1,'var2')
                                                                                   ig to the gateways "meigwclr"')
            var2=iss.variable(2,'var2')
             while (cons1==23):
                iss.write(Regl.Fl,23,'write to reg2 field 1')
                iss.wait(50)
                                                                                       anRand() keyword and runt
                                                                                                                      sources ')
            iss.write(reg2.f7,100,'{uvm door=back}')
                                                                                         constraint is used in
            iss.write(reg2.f6,'varl?0:1')
                                                                                   the apprwrite sequence of errupt sources ')
            iss.write(reg2.f7,rand(),'{constraint="value<100"}')
                                                                                                register.
             iss.read(varl,reg2.f6)
       exintsrc_reqiL
                                                                                  ts 🥕
       self.extern func(set val,clear val,size)
                                                                                           External function can be call
       if (reset sigi==1):
                                                                                           in the sequnces.
           iss.write(mpiccfg.priord,1,'Configured the priority order')
           while (exintsrc regi<a size):
               'regmodel template' :{
                               'read': 'read(status, %lhs, .parent(this))',
                              'write': 'write(status, %d, .parent(this))'
```



Sequence Properties

Property Name	Purpose	Usage
format	Specify the fixed-data type format of a field	<pre>{format=fixdt(<signed>,<word length=""> ,<fractional bits="">)}</fractional></word></signed></pre>
uvm_door	UVM frontdoor and backdoor writes to registers and peek, poke functionality	{uvm_door=frontdoor/backdoor/peekpoke}
uvm.regmodel	Specify the upper hierarchy into the generated regmodel	{uvm.regmodel = <path model="" of="" register="">}</path>
uvm_reg_map	Accommodates the requirement of multiple reg maps in UVM sequences	{uvm_reg_map= <map name="">}</map>
num_sites	Specify the number of sites(ICs) used in the LAB in parallel	{num_sites= <number of="" sites="">}</number>
site	Defines the variable as site-based	{site= true/false}
extern	Specify the variable as Global Variable	{extern=true/false}
base_address	Specify the base address of the memory in C	{base_address=true/false}
board_type	Defines the board in which the user wants to run the sequences for which Signals are used	{board_type=zboard}
signal_map	Defines which signal is connected to specific pins of the defined board	{signal_map = <signal name=""> : <pin number="">}</pin></signal>
firmware_guard_band	Header files for sequences and API package will be generated with guard band	{firmware_guard_band=true}
iss_uvm.package	Specify the name of package that is being generated for sequences	{iss_uvm.package= <package name="">}</package>
pss_action, pss_component	In case user needs to add extra functionality/scenario in the 'action' block of PSS then user can extend that 'action' block to add that scenario	<pre>{pss_action=<action_name>}{pss_component= <component_name>}</component_name></action_name></pre>
concat	To write combination of variables into register/ field	concat(<comma_separated_variables>)</comma_separated_variables>
time()	To get value of current time, time() keyword is used	time() keyword under the 'value' column
constraints	To apply constraints on variables and registers	{constraint="value>5"}

Check – list of checks

- Register Map checking
 - Overlaps, name conflicts, address conflicts, and many more
- Register/field name exists
- Value can fit in to the available size of the register/field
- Format is correct
- Correct field access (ro/wo etc.)



Output Formats

UVM

Arguments - Class parameters; user can specify type other than default in the Configuration and

Inline

Constants - Resolved in the specification itself #include <stdio.h>

Variables - Appear in the output

Calls - Flattened as indicated by "Max Ne

Structs (for UVM)

Firmware

- Arguments Appear in the output
- Constants Resolved
- Variables Resolved
- Calls Flattened as indicated by "Max Ne
- CSV
 - Arguments Appear in the output
 - Constants Appear in the output
 - Variables Resolved
 - Calls Flattened if indicated by "Max Nes
- System Verilog
- PSS
- MATLAB
- HTML
- Platform



```
#include "hershey i
                                                                                               reg item));
       #include <gpio.h>
       #include "sleep.h"
       #include "platform.

    Libraries related to board


       #include "xil io.h'
       #include "xil types
gpio_init_s #include "xgpiops.
  #include "xparamete
                                   const1=1
       int hershey( int ba
       init platform();
                                                Initializing function specific to board
       u32 value2 = 0 ;
       u32 \text{ value} 3 = 0;
                                   var=0,v1=5
       u32 \text{ value1} = 0;
       u32 readval = 0;
       u32 i = 0;
       u32 i = 0;
                                   reg2.f3=v1
                                                 Address at which the IP will be placed on the board
       int boardBaseAddres
       Xil Out32(gpio regr
                                                IBaseAddress + baseAddress, 0xFFFFFFFF);
       for ( i=0 ; i<8; i+
           Xil Out32(gpio
                                                poardBaseAddress + baseAddress, 0x00000000);
                                                )FFSET + boardBaseAddress + baseAddress);
           readval = Xil ]
       for ( i=8 ; i<16 ;
           Xil Out32(gpio
                                                poardBaseAddress + baseAddress, 0x00000000);
           readval = Xil ]
                                                )FFSET + boardBaseAddress + baseAddress);
                                   reg2_f3[0:0]
           value2 = Xil Ir
                                                ; OFFSET + boardBaseAddress + baseAddress);
       cleanup platform();
                                                nup function specific to board
       return 0;
                                                                                                         30
```

Practical examples

Handling Indirect Registers

Some registers are not directly accessible via a dedicated address. Indirect access of an array of such registers is accomplished by first writing an "index" register with a value that specifies the array's offset, followed by a read or write of a "data" register to obtain or set the value for the register at that specified offset.

Register Data:



1.2 Data					Data			Reg.		0x4
Offs	Offset external			size	32	defau	ilt	0x0	00000000	
{index_reg= <u>Index_}</u> { depth=256}										
bits	name	s/w	h/w	Default		description				
7:0	Data_fld	Rw	Rw	0						



Writing sequences for Indirect Register

Sequences	This sheet describe all the sequence steps(Please don't modify the headers)							
sequence name	ip	description						
indirect_seq	indirect.docx							
arguments	value	description						
Arg1		23						
constants	value	description						
Cons1		8						
variables	value	description						
Var1		2						
command	step	value	description	refpath				
write	Data[3]	8	3					
write	Data[2]	2	2					
		Data[2]						




ISS Generated output - Firmware

```
int indirect seq( int Arg1 ) {
const int Cons1 = 8 ;
int block name Data;
int flag_block name Data;
int flag;
int Var1 = 2;
REG WRITE (block name Index ADDRESS, 12);
REG WRITE (block name Data ADDRESS, 8);
REG WRITE(block name Index ADDRESS,8);
REG WRITE(block name Data ADDRESS,2);
REG WRITE (block name Index ADDRESS, 8);
block name Data = REG_READ(block_name_Data_ADDRESS);
return 0;
```



RISC-V SweRVTM

- RISC-V SweRV[™] has been contributed by Western Digital Corporation, Licensed under Apache-2.0
- Following block diagram depicts the core complex and its functional blocks.





RISC-V SweRV™ - Continued

5.5 Theory of Operation

5.5.1 Initialization

The control registers must be initialized in the following sequence:

- 1 Configure the priority order by writing the priord bit of the mpiccfg register.
- 2 For each configurable gateway ext_src, set the polarity (polarity field) and type (type field) in the meigwctrls register and clear the IP bit by writing to the gateway's meigwclrs register.
- 3 Set the base address of the external vectored interrupt address table by writing the base field of the meivt register.
- 4 Set the priority level for each external interrupt source ext_src by writing the corresponding priority field of the meipls registers.
- 5 Set the priority threshold by writing prithresh field of the meipt register.
- 6 Initialize the nesting priority thresholds by writing '0' (or '15' for reversed priority order) to the clidpri field of the meicidpl and the currpri field of the meicurpl registers.
- Enable interrupts for the appropriate external interrupt sources by setting the inter bit of the meies registers
 for each interrupt source ext_src.



RISC-V SweRV Register map

block SweRV	register	┢	field	bits	sw access	hw ac	ccess field default	description	
SWERV	nip	Г						Machine Interrupt Pending Register	
			mceip	[30:30]	ro	ro	0	Correctable error local interrupt pending	
			meip	[11:11]	ro	ro	0	Machine external interrupt pending	
			mtip	[7:7]	ro	ro	0	Machine timer interrupt pending	
	mpiccfg	Г							
								Priority order: 0: RISC-V standard compliant priority order (0=lowest to 15=highest) 1: Reve	rse
		H	priord		(rw	rw	0	priority order (15=lowest to 0=highest)	
	meigwctrl	H						{repeat=2}	
								External interrupt polarity for interrupt source ID S: 0: Active-high interrupt 1: Active-low	
			polarity	[0:0]	rw	rw	0	interrupt	
		ı						External interrupt type for interrupt source ID S: 0: Level-triggered interrupt 1: Edge-trigger	ed
			type1	[1:1]	rw	rw	0	interrupt	
	meivt	t							
			base	[31:10]	rw	rw	0	Base address of external interrupt vector table	
	meipl	H						[repeat=2]	
	·		priority1	[3:0]	rw	rw	0	external interrupt priority level for interrupt source ID	
	meipt	H							
			prithresh	[3:0]	rw	rw	0	External interrupt priority threshold	
	meicidpl								
	ciciopi	t						Priority level of preempting external interrupt source (corresponding to source ID read from	m
			clidpri	[3:0]	rw	rw	0	claimid field of meihap register)	



Interpretation in ISequenceSpec

Arguments of sequences

description ip sequence name SweRV initial seq description value arguments set_val 1 Set value 0 Clear value clear_val 2 Size of external sources size Declaration of description value constants base_addr Base address 0x0 Constants edge_detect 1 Edge detection value variables description ext src[2] {0,0} External source exintsrc_req 0 O Interrupt request signal of interrupt source intr_req O Interrupt request signal of gateway intr_req_gate 1 To reset entire system; if set to 1, initialization will begin reset_sig pic clk 0 read var internal_intr_bit 0 Internal interrupt pending bit comp_in1[2] {0,0} For first level comparator {0,0} For second level comparator comp_in2[2] {1,1} For second level comparator comp_in3[2] comp_out 0 Output of Comparator mexinting

0 Wake up Notifiacation bit

Declaration of Variables



WUN

Interpretation in ISequenceSpec - Continued

Initialization of control Register

command	step	value	description
if(reset_sig==1){			Initialiazation of control registers
write	mpiccfg.priord	1	Configured the priority order
for (exintsrc_req=0; exintsrc_req <size;exintsrc_req++){< td=""><td></td><td></td><td></td></size;exintsrc_req++){<>			
write	meigwctrl[exintsrc_req].polarity	set_val	"polarity" field set of "meigwctrl" register
l write	meigwctrl[exintsrc_req].type1	set_val	"type" field set of "meigwctrl" register
write	meigwclr[exintsrc_req]	clear_val	Cleared the IP bit by writing to the gateway's "meigwclr" register
	ext_src[exintsrc_req]		I L
if(ext_src[exintsrc_req]==1){			
write	meipl[exintsrc_req].priority1	set_val	Priority level for each external interrupt source is set
write	meie[exintsrc_req].inten	set_val	Enabled interrupts for the appropriate external interrupt sources
		ļi	
}			
write	meivt.base	base_addr	Base address of external vectored interrupt address table is set
write	meipt.prithresh	1	Priority threshold is set
write	meicidpl.clidpri	C	Initialized the nesting priority thresholds
write	meicurpl.currpri	C	
	reset_sig	C	



Initialization Sequences Using Python

Arguments

Constants

Variables

class sequences:

```
def swerv init(self, ip = 'swerv.rdl'):
    set val = iss.argument(1, 'set val', 'set value')
   clear_cal = iss.argument(2, 'clear_val', 'clear value')
    sise = iss.argument(1,'sise','sise')
   base addr = iss.constant(0, 'base addr', 'Base address')
    edge detect = iss.constant(1,'edge detect','edge detection')
   ext_src = iss.variable([0,0], 'ext_src', 'external source')
   exintsrc reg = iss.variable(0, 'exintsrc reg', 'description')
   int_req = iss.variable(0, 'int_req', 'description')
    int_req gate = iss.variable(0, 'int_req gate', 'description')
    reset_sig = iss.variable(0, 'reset_sig', 'description')
    pic clk = iss.variable(0, 'pic clk', 'description')
    read_var = iss.variable(0, 'read_var', 'description')
    internal intr bit = iss.variable(0, 'internal intr bit', 'description')
    comp_inl = iss.variable([0,0], 'comp_inl', 'description')
   comp_in2 = iss.variable([0,0], 'comp_in2', 'description')
    comp in3 = iss.variable([1,1], 'comp in3', 'description')
    comp_out = iss.variable(0, 'comp_out', 'description')
   maxinting = iss.variable(0, 'maxinting', 'description')
   WUN = iss.variable(0, 'WUN', 'description')
   if (reset sig == 1):
        iss.write (mpiccfg.priord, 1, 'configured the priority order')
       while (exintsrc reg < sise):
           iss.write(meigwctrl.polarity, set val, 'polarity filed set of meigwctrl reg')
           iss.write(meigwctrl.typel, set_val, 'type field set of meigwctrl reg')
           iss.write(meigwclr, clear val, 'cleared the IP bit by writing to the gateways reg')
           iss.write(ext src,1,'')
           if (ext src == 1):
                iss.write(meip.priority1, set_val, 'priority level for each external intr source is set')
                iss.write (meie.inten, set val, 'enabled intr for the appropriate external intr source')
    iss.write(meivt.base, base addr, 'Base address of external vectored intr address table is set')
    iss.write(meipt.prithesh, 1, 'priority threshold is set')
    iss.write(meicidpl.clidpri, 0, 'init the nesting priority thresholds')
    iss.write(meicurpl.currpri, 0, '')
```

Initialization sequences



Generated Sequences in the Target Format: UVM

```
class uvm initial seq seq extends uvm reg sequence#(uvm sequence#(uvm reg item));
    'uvm object utils(uvm initial seg seg)
    uvm status e status;
    SweRV block rm ;
    function new(string name = "uvm initial seq seq") ;
        super.new(name);
        this.init();
    endfunction
    int set value=1;
   int clear value=0;
    int a size=2;
    function init(int set value=1,int clear value=0,int a size=2);
                                                                                      UVM
       this.set value = set value;
                                                                                  generated
       this.clear value = clear value;
        this.a size = a size;
                                                                                  sequences
    endfunction
    const int base addri = 'h0 ;
    int ext srci[2] = {0,0};
   int reset sigi = 1 ;
    int exintsrc regi = 0 ;
    task body;
        if(!$cast(rm, model)) begin
            'uvm error("RegModel : SweRV block", "cannot cast an object of type uvm reg sequence to
            rm"):
        if (rm == null) begin
            'uvm error("SweRV block", "No register model specified to run sequence on, you should
            specify regmodel by using property 'uvm.regmodel' in the sequence")
            return;
```

```
if (reset sigi == 1) begin
  /*--- Configured the priority order*/
  //-----
  rm.mpiccfg.priord.write(status, 'hl, .parent(this));
  for ( int exintsrc reqi = 0 ; exintsrc reqi < a size; exintsrc reqi++ )</pre>
  begin
     /*--- polarity field set of meigwctrl register*/
     //-----
     rm.meigwctrl[exintsrc reqi].polarity.set(set value);
     /*--- type field set of meigwctrl register*/
     //-----
     rm.meigwctrl[exintsrc reqi].typel.set(set value);
     rm.meigwctrl[exintsrc reqi].update(status);
     //-----
     /*---- Cleared the IP bit by writing to the gateway's meigwelr register*/
     //-----
     rm.meigwclr[exintsrc reqi].write(status, clear value, .parent(this));
     ext srci[exintsrc regi]=1;
     if (ext srci[exintsrc reqi] == 1) begin
       //-----
       /*--- Priority level for each external interrupt source is set*/
        //-----
       rm.meipl[exintsrc reqi].priorityl.write(status, set value, .parent(this));
       /*--- Enabled interrupts for the appropriate external interrupt sources*/
       //-----
       rm.meie[exintsrc reqi].inten.write(status, set value, .parent(this));
  end
```



Generated Sequences in the Target Format: Firmware

SYSTEM DEVELOPMENT WITH CERTAINTY

```
int initial seq( int set_value ,int clear_value ,int a_size ) {
unsigned int consolidated temp value = 0;
                                                                                                       /*--- Base address of external vectored interrupt address table is set*/
static const int base_addri = 0x0 ; /*----- base address -----*/
int flag;
                                                                                                       consolidated temp value = ((0x00000000) & SWERV MEIVT BASE MASK) | (~(SWERV MEIVT BASE MASK) &
int ext_srci[2] = {0,0};
                           /*----*/
                                                                                                       consolidated temp value);
int reset sigi = 1 ;
                                                                                                       REG WRITE (SweRV meivt ADDRESS, consolidated temp value);
int exintsrc regi = 0 ;
                                                                            Firmware
                                                                                                       /*--- Priority threshold is set*/
int dim wr;
                                                                            generated
if( reset sigi == 1){
                                                                                                       consolidated temp value = ((0x000000001) & SWERV MEIPT PRITHRESH MASK) | (~(
                                                                           -sequences
    /*--- Configured the priority order*/
                                                                                                       SWERV MEIPT PRITHRESH MASK) & consolidated temp value);
                                                                                                       REG WRITE (SweRV meipt ADDRESS, consolidated temp value);
    consolidated temp value = ((0x00000001) & SWERV MPICCFG PRIORD MASK) | (~(
    SWERV MPICCFG PRIORD MASK) & consolidated temp value);
                                                                                                       /*--- Initialized the nesting priority thresholds*/
    REG WRITE(SweRV mpiccfg ADDRESS, consolidated temp value);
                                                                                                       consolidated temp value = ((0x00000000) & SWERV MEICIDPL CLIDPRI MASK) | (~(
    for ( exintsrc reqi = 0 ; exintsrc reqi < a size; exintsrc reqi++ ) {</pre>
                                                                                                       SWERV MEICIDPL CLIDPRI MASK) & consolidated temp value);
        /*--- polarity field set of meigwctrl register*/
                                                                                                       REG WRITE (SweRV meicidpl ADDRESS, consolidated temp value);
                                                                                                       consolidated_temp_value = ((0x000000000) & SWERV_MEICURPL_CURRPRI_MASK) | (~(
       dim wr = SweRV meigwctrl ADDRESS+SweRV meigwctrl SIZE*exintsrc regi;
                                                                                                       SWERV MEICURPL CURRPRI MASK) & consolidated temp value);
                                                                                                       REG WRITE (SweRV meicurpl ADDRESS, consolidated temp value);
       consolidated temp value = ((set value << SWERV MEIGWCTRL POLARITY OFFSET) &
        SWERV MEIGWCTRL POLARITY MASK) | (~(SWERV MEIGWCTRL POLARITY MASK) & consolidated temp value
        /*--- type field set of meigwctrl register*/
                                                                                                   return 0:
       dim wr = SweRV meigwctrl ADDRESS+SweRV meigwctrl SIZE*exintsrc reqi;
       consolidated temp value = ((set value << SWERV MEIGWCTRL TYPE1 OFFSET) &
        SWERV_MEIGWCTRL_TYPE1_MASK) | (~(SWERV_MEIGWCTRL_TYPE1_MASK) & consolidated temp value);
       REG WRITE(dim wr,consolidated temp value);
        /*--- Cleared the IP bit by writing to the gateway's meigwglr register*/
```

42

Benefits of ISequenceSpec

- Reduce Time and Cost of development
- Eliminate Duplication of sequence implementation
- Improve Quality
- Let ISS do the mundane work of ensuring correctness, while you focus on the algorithms





Resistance to change

- Some may say ...
 - Why do something new when everything is working fine
 - It saves time across teams, reduces development and debug time
 - We love our UVM or C/C++ language don't want to change
 - You can still write in your favorite language, just use the auto generated low level sequences
 - Reduces flexibility
 - But reduces workload as well

- We feel automating sequences is a low hanging fruit
 - Not much risk to it
 - And potential for high Return on Investment



Conclusion

- Today, sequences are at a point where registers were a decade ago
- There are a lot of challenges in dealing with sequences
- Also a huge opportunity for automation
- Get it right to get huge productivity gains, get it wrong, and lose a lot of cycles debugging
- Agnisys is leading the drive to automate sequences



About Agnisys

- The EDA leader in solving complex design and verification problems associated with HW/SW interface
- Formed in 2007
- Privately held and Profitable
- Headquarters in Boston, MA
 - ~1000 users worldwide
 - ~50 customer companies
- Customer retention rate ~90%
- R&D centers (US and India)
- Support centers Committed to ensure comprehensive support
 - Email: support@agnisys.com
 - Phone: 1-855-VERIFYY
 - Response time within one day; within hours in many cases
 - Time Zones (Boston MA, San Jose CA and Noida India)



IDESIGNSPEC™ (IDS) EXECUTABLE REGISTER SPECIFICATION

Automatically generate UVM models, Verilog/VHDL models, Coverage Model, Software model etc.



AUTOMATIC REGISTER VERIFICATION (ARV)

ARV-Sim™: Create UVM Test Environment, Sequences, Verification Plans and instantly know the status of the verification project.

ARV-Formal™: Create Formal Properties and Assertions, and Coverage Model from the specification.



ISEQUENCESPEC™ (ISS)

Create UVM sequences and Firmware routines from the specification.



DVinsight™ (DVi)

Smart Editor for SystemVerilog and UVM projects.



IDS – Next Generation™ (**IDS-NG**)

Comprehensive SoC/IP Spec Creation and Code Generation Tool

