

IP-XACT Training

Agenda 🛗

- Challenges in Design/Verification
- Introduction to IP-XACT
- IP-XACT Constructs
- IP-XACT Design Environment
- Component
 - Component Element
 - addressSpace
 - addressBlock
 - addressBlockDefinitionGroup
 - o Register
 - registerDefinitionGroup
 - Alternate Registers
 - registerFile
 - $\circ \quad register File Definition Group$
 - o Field
 - Memory Maps
 - Memory Remap
 - Memory Banks
 - o Banked address block
 - Banked bank


- Model
 - Model Structure
- Design
 - Design Element Information
 - Component Instances
 - ad hoc connections
- Interface Definition
 - Protocol Descriptions
 - Bus Definition
 - Abstraction Definition
 - Bus Interface
 - Generator Chain
- Design Configuration
- Vendor Extensions
- Support in IDesignSpec
 - Properties in IDS
 - Properties & IDS Properties
- Advanced Topics
 - o File Sets
 - Enumerated Values
 - Comparison between SystemRDL & IP-XACT

- Tight Interface Generator
 - TGI APIs
 - o TGI Use Case
- IP-XACT Use Case Scenario
 - IP-XACT as an output (IDS-Integrate)
 - IP-XACT as an output (IDesignSpec)
 - IP-XACT as an input (IDS-Integrate)
- Benefits of using IP-XACT



Typical Challenges in Design/Verification &

- Ever increasing design complexity
 - IP integration
 - Verification
- Testbench Development
 - Components Integration
 - IP configurations
- Register Testcase Development
- Unavoidable changes during design process
 - Register definition, location, type, or implementation
 - Monotonous work
- Maintaining consistency within the teams





What are the solutions ?



- Single Specification for all information
- Single description for all registers
- All representations generated from single source
- Automated workflow





Introduction to IP-XACT < />

- The main purpose of IP-XACT is basically for delivering IPs from IP providers to IP users
- IP-XACT has metadata that documents the characteristics of an Intellectual Property(IP) required for the automation and to define an Application Programming Interface (API) to make this directly accessible to automation tools or the users
- It provides a way to IP providers to package the information like, ports and interfaces, hw/sw memorymaps, and the files which constitutes the IP(fileset)
- This standard was created by the Spirit Consortium and is now part of Accellera Systems Initiative
- This training focuses on providing an opportunity to learn more about IP-XACT and how this standard can be used to enhance an IP based design and verification flow



IP-XACT Constructs < />

- An IP-XACT description of a design or component consists of a set of XML documents referring to one another
- Main document types are:
 - Component: A description of 3 component type, including interfaces, memory maps, and registers (IP)
 - Bus Definition: A description of a bus type
 - Design: A high level description of a design (SoC Netlist)
- References between IP-XACT document are by 4 element identifier (vendor, library, name and version, often abbreviated to VLNV)

```
<ipxact:vendor>Agnisys</ipxact:vendor>
<ipxact:library>mixed_signals</ipxact:library>
<ipxact:name>top</ipxact:name>
<ipxact:version>1.0</ipxact:version>
```





Design Environment



IP Library Compliant Design Tool Design Capture Imp/Export **TGI** Generators **IP-XACT** (Interconnection & Configuration) Components ΙP uP HDL Components Imp/Export **UART GPIO** Design Configured Generated Output Tools **XML** Bus Abstractions **Definitions** Definitions External Tools




Design Environment 🥎

- A Design Environment enables the designer to work with IP-XACT design through a coordinated front-end and design database
- These tools create and manage the top-level meta-description of system design and may provide two basic types of services:
 - design capture: Expression of design configuration by the IP provider and design intent by the IP user
 - design build: Creation of a design to those intentions
 - As part of design capture, a system design tool recognizes the structure and configuration options of imported IP
 - Structure: It implies both the structure of the design as well as the structure of the IP package
 - Configuration: It is the set of options for handling the imported IP
 - As part of design build, generators may be provided internally by a system design tool to achieve the required IP integration or configuration, or they may be provided by an IP provider and launched by the system design tool





Component 🌣






Component 🌣

- An IP-XACT component is used to describe the meta-data associated with any IP that can be instantiated in a design
- A Component contain, VLNV desc, Bus Interfaces, AddressSpaces, MemoryMaps, Models, Parameters and, vendorExtensions
- Purpose: To enable the (re-)use of an IP through IP-XACT without the need for information from the implementation files

```
<ipxact:component xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns:xss="http://www.w3.org/2001/XMLSchema" xmlns:soce="http://www.agnisys.com/">
    <ipxact:vendor>Agnisys</ipxact:vendor>
    <ipxact:library>mixed_signals</ipxact:library>
    <ipxact:name>top</ipxact:name>
    <ipxact:version>1.0</ipxact:version>
    <ipxact:busInterfaces> [23 lines]
    <ipxact:parameters/>
    </ipxact:parameters/>
</ipxact:component>
```



Component Element Information 🌣





Component Element Information 🗱

- The IP-XACT component contains the following mandatory and optional elements:
 - **versionedIdentifier**: It provides a unique identifier; it consists of four subelements for a top-level IP-XACT element
 - busInterfaces: It specifies all the interfaces for this component
 - indirectInterfaces: It specifies access points and access information for any indirect memory map
 - channels: It specifies the interconnection between interfaces inside of the component
 - remapStates: It specifies the combination of logic states on the component ports and translates them into a logical name for use by logic that controls the defined address map
 - addressSpaces: It specifies the addressable area as seen from busInterfaces with an interface mode of master or from cpus
 - memoryMaps: It specifies the addressable area as seen from busInterfaces with an interface mode of slave
 - model: It specifies all the different views, ports, and model configuration parameters of the component
 - componentGenerators: It specifies a list of generator programs attached to this component
 - choices: It specifies multiple enumerated lists



Component Element Information 🗱

- fileSets: It specifies groups of files and possibly their function for reference by other sections of this component description
- whiteboxElements: It specifies all the different locations in the component that can be accessed for verification purposes
- cpus: It indicates this component contains programmable processors
- otherClockDrivers: It specifies any clock signals that are referenced by implementation constraints, but are not external ports of the component
- resetTypes: It specifies user-defined reset types referenced within field reset elements
- description: It allows a textual description of the component
- parameters: It describes any parameter that can be used to configure or hold information related to this component
- assertions: It contains a list of expressions defining the allowed parameter values
- vendorExtensions: It contains any extra vendor-specific data related to the component.



- Each addressSpace element defines a logical address space seen by a master bus interface
- An addressSpace contains Name, Range, Width, Segments, executableImage, localmemoryMap



Address Block

- addressBlock is a contiguous block of memory that is part of memoryMap
- addressBlock contain multiple elements like, Name, Description, blockSize, usage, volatile, access, registerData, registerData and, vendorExtensions


```
<ipxact:addressBlock>
   <ipxact:name>rst example</ipxact:name>
   <ipxact:description/>
   <!-- //
                block : rst example -->
                                                                 and is expressed as the
   <ipxact:baseAddress>0x0</ipxact:baseAddress</pre>
   <ipxact:range>0xC</ipxact:range</pre>
   <ipxact:width>32</ipxact:width>
   <ipxact:register> [30 lines]
   <ipxact:register> [27 lines]
   <ipxact:register> [27 lines]
                                                                specific data related to
   <ipxact:vendorExtensions> [12 lines]
</ipxact:addressBlock>
```



addressBlockDefinitionGroup

 The addressBlockDefinitionGroup group describes the definition information about address blocks

- It contains the following mandatory and optional elements:
 - typeIdentifier It indicates multiple address
 block elements with the same typeIdentifier in t
 same description contain the exact same information
 for the elements
 - blockSize It gives the address range and bit width of a row of an address block.
 - memoryBlockData It contains information about usage, access, volatility, and other parameters
 - registerData It contains information about the grouping of bits into registers and fields





Register 📻


- A register element describes a register in an address block or register file. The bits in the register are numbered from size-1 down to 0
- It contains multiple elements like, Name, Description, dim, addressOffset, size, Volatile, Access, Field, Parameter and, vendorExtensions
- Register can have a dim element describing the dimension of the register. If dim is not described, then its value defaults to 1
- The size of a register describes the number of bits in the register. A register size cannot exceed the width of a containing addressBlock

```
ipxact:register>
  <ipxact:name>Regl</ipxact:name>
  <ipxact:addressOffset>0x0</ipxact:addressOffset>
  <ipxact:size>32</ipxact:size>
 <ipxact:volatile>true</ipxact:volatile>
  <ipxact:field>
     <ipxact:name>Fldl</ipxact:name>
     <ipxact:bitOffset>0</ipxact:bitOffset>
     <inxact:resets>
        <ipxact:reset>
          <ipxact:value>0x01</ipxact:value>
           <ipxact:mask>OxFFFFFFFF</ipxact:mask>
        </ir>
     </ipxact:resets>
     <ipxact:bitWidth>32</ipxact:bitWidth>
     <ipxact:volatile>true/ipxact:volatile>
     <ipxact:access>read-write</ipxact:access>
     sipxact: wendorExtensions>
        <ids properties>
          <resetsignal>sync rst</resetsignal>
        </ids properties>
     s/ipxact:vendorExtensions
  </ir>
  <ipxact:vendorExtensions>
     <ids properties>
        <hard reset>false/hard reset>
        <address>0x0</address>
     </ids properties>
  </ir></ipxact:vendorExtensions>
 ipxact:register>
```



registerDefinitionGroup 🕕

- The registerDefinitionGroup describes the register definition information
- It contains the following mandatory and optional elements:
 - typeIdentifier It indicates multiple register elements with the same typeIdentifier in the same description contain the exact same information for the elements in the registerDefinitionGroup.
 - size: It is the width of the register, counting in bits.
 - volatile: When true, it indicates in the case of a write followed by read, or in the case of two consecutive reads
 - access: It indicates the accessibility of the register.
 If this is not present, the access is inherited from the containing addressBlock.
 - field: It describes a bit field within a register






20

Alternate Registers **


- Each alternateRegister element contained within the same alternateRegisters element provides an alternate description for the containing register element
 - It contains the following mandatory and optional elements:
 - **nameGroup**: The name element shall be unique within the containing alternateRegister element.
 - accessHandles: It specifies view-dependent naming for this register within the corresponding RTL
 - alternateGroups: It defines an unbounded list of grouping names to which this alternate description belongs.
 - alternateRegisterDefinitionGroup: It describes additional elements for an alternate register
 - parameters: It describes any parameter names and types when the register width can be parameterized
 - vendorExtensions: It adds any extra vendor-specific data related to this register





Register File :


- A registerFile element describes a grouping of registers in an address block or register file
- It contains the following mandatory and optional elements:
 - **nameGroup** The name element shall be unique within the containing registerFile element.
 - accessHandles It specifies view-dependent naming for this register files within the corresponding RTL
 - dim Assigns an unbounded dimension to the register
 - addressOffset It describes the offset from the start of the containing addressBlock or registerFile element
 - registerFileDefinitionGroup It describes additional elements for a register file
 - parameters Describes any parameter names and types when the register width can be parameterized
 - vendorExtensions Adds any extra vendor-specific data related to this register.





registerFileDefinitionGroup 🕕

- The registerFileDefinitionGroup may appear as an element inside the register element
- This element describes the reset value of the register.
- It contains the following mandatory and optional elements:
 - typeIdentifier: It indicates multiple register elements with the same typeIdentifier in the same description contain the exact same information for the elements in the registerDefinitionGroup
 - range: It gives the range of a register file
 - registerData: It contains information about the grouping of bits into registers and fields







- Field element of a register describes a smaller bit field of a register
- A field contains multiple elements like, Name, Description, bitOffset, Resets and, bitwidth

```
<ipxact:field>
  <ipxact:name>Fldl</ipxact:name>
  <ipxact:bitOffset>0</ipxact:bitOffset>
  <ipxact:resets>
     <ipxact:reset>
        <ipxact:value>0x01</ipxact:value>
        <ipxact:mask>0xFFFFFFFF</ipxact:mask>
     </ir>
  </ir>
  <ipxact:bitWidth>32</ipxact:bitWidth>
  <ipxact:volatile>true</ipxact:volatile>
  <ipxact:access>read-write</ipxact:access>
   <ipxact:vendorExtensions>
     <ids properties>
        <resetsignal>sync rst</resetsignal>
     </ids properties>
   </ipxact:vendorExtensions>
</ipxact:field>
```



Memory Maps 😇

- IPXACT memoryMaps contains multiple memoryMap and each memoryMap can be referred by a busInterface
- memoryMap contain multiple addressBlock and memoryRemap
- memoryRemap element describes additional address blocks, banks, and subspace maps of a slave bus interface in a specific remap state. Its like multiple memoryMaps sharing same memory location based on some signals
- Remap state is dependent on signal value

```
<ipxact:memoryMaps>
   <ipxact:memorvMap>
   <ipxact:name>rst examplemap</ipxact:name>
   <ipxact:adressBlock>
   </ipxact:adressBlock>
   <ipxact:adressUnitBits>8</ipxact:adressUnitBits>
   <ipxact:vendorExtensions>
   </ipxact:vendorExtensions>
   </ipxact:memoryMap>
   <ipxact:memoryMap>
   </ipxact:memorvMap>
</ipxact:memoryMaps>
```



Memory Remap 🚭


- The memoryRemap element describes additional addressBlocks, banks, and subspaceMaps that are mapped on the referencing slave bus interface in a specific remap state
- This element contains the following elements, attributes, and groups:

state

nameGroup

memoryMap

- A remapStates element describes a set of one or more remapState elements. Each remapState element defines a conditional remap state where each state is conditioned by a remap port specified with a remapPort element
- A remapState element does not specify remapping addresses. It is defined by the memoryRemap element





ipxact:memoryRemap

Memory Banks 📴


- IPXACT memory bank element allows multiple addressBlocks, banks, or subspaceMaps to be concatenated together horizontally or vertically as a single entity
- It contains the following mandatory and optional elements:
 - **bankAlignment**: Organizes the bank
 - nameGroup: It shall be unique within the containing bank element
 - accessHandles: It specifies view-dependent naming for this bank within the corresponding view
 - addressSpecifier:It specifies the address
 - bankBase: It creates recursion, whereby banks maybe included inside banks included inside banks

```
<ipxact:bank bankAlignment="serial">
   <ipxact:name>SerialBank</ipxact:name>
   <ipxact:baseAddress>0x1000</ipxact:baseAddress>
   <ipxact:addressBlock>
       <ipxact:name>ram0</ipxact:name>
       <ipxact:range>0x1000</ipxact:range>
       <ipxact:width>32</ipxact:width>
   </ipxact:addressBlock>
   <ipxact:addressBlock>
       <ipxact:name>raml</ipxact:name>
       <ipxact:range>0x1000</ipxact:range>
       <ipxact:width>32</ipxact:width>
       Copyright @ 2014 IEEE. All rights reserved. 485
       IEEE
       PACKAGING, INTEGRATING, AND REUSING IP WITHIN TOOL FLOWS Std 1685-2014
   </ipxact:addressBlock>
/ipxact:bank>
```



Banked address block

- The addressBlock element inside a bank element describes a single, contiguous block of memory that is part of a bank
- addressBlock contains the following mandatory and optional elements:
 - **nameGroup**: The name element shall be unique within the containing addressBlock element.
 - accessHandles: It specifies view-dependent naming for this address block within the corresponding RTL
 - **blockSize**: It includes the range and width
 - addressBlockExtensions: It contains optional elements commonly added to various types of address blocks in a memory map
 - vendorExtensions: It adds any extra vendorspecific data related to the address block





Banked bank

- The bank element within another bank element allows multiple address blocks, banks, or subspaceMaps to be to be concatenated together horizontally or vertically as a single entity
- The nested bank element, which can appear in another bank element is of type bankBankType. It contains the following attributes and elements:
 - bankAlignment
 - nameGroup
 - accessHandles
 - bankBase
- A banked bank is similar to a bank in a memory map the only difference is there is no baseAddress element in a bank of type bankedBankType

```
xs:complexType name-"bankedBankType">
   <ms:annotation>
       <xs:documentation>
           Banks nested inside a bank do not specify address
       </ms:documentation>
   <p
   (XX:sequence)
       <xs:group ref="ipxact:nameGroup"/>
       <xa:element name-"accessHandles" minOccurs-"0">
           <xs:complexType>
               (xs:sequence minOccurs="1" manOccurs="unbounded">
                   cxs:element name="accessHandle" type="ipxact:simpleAccessHandle"/)
               </ms:sequence>
          </xs:complexType>
       </ms:element>
       <xs:group ref="ipxact:bankBase"/>
   </ri></ri></ri>
   <xe:attribute name="bankAlignment" type="ipxact:bankAlignmentType" use="required"/>
   <xa:attributeGroup ref="ipxact:id.att"/>
xs:complexType>
```






- The model element describes the views, instantiations, and ports of a component
- A model element may contain the following mandatory and optional elements:
 - views: A views element describes an unbounded set of view elements. Each view element specifies a representation level of a component. It further contains the following elements:
 - nameGroup: The name elements shall be unique within the containing views element.
 - envIdentifier: It designates and qualifies information about how this model view is deployed in a particular tool environment
 - componentInstantiationRef: It specifies a name that references a component inside the instantiations element
 - designInstantiationRef: It specifies a name that references a design inside the instantiations element
 - designConfigurationInstantiationRef: It specifies a name that references a design configuration inside the instantiations element
 - instantiations: It specifies the component, design, and design configuration instantiations for all views
 - ports: It contains the list of ports for this object. A ports is an external connection from the object




Model Structure
















- An IP-XACT design is the central placeholder for the assembly of component objects meta-data which describes a list of components referenced by this description, their configuration, and their interconnections to each other
- A design can become a hierarchical component and it must be referenced by an IP-XACT Component XML file
- Purpose: To describe the structure of an hierarchical IP and enable generation of views related to logical interconnect and physical interconnect

```
(ipxact design kmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
   xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
   xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:soce="http://www.agnisys.com/">
   <ipxact:vendor>Agnisys</ipxact:vendor>
   <ipxact:library>mixed signal</ipxact:library>
   <ipxact:name>soc top design</ipxact:name>
   <ipxact:version>1.0</ipxact:version>
   <ipxact:componentInstances>
       <ipxact:componentInstance>
           <ipxact:instanceName>instl</ipxact:instanceName>
           <ipxact:componentRef vendor="Agnisys" library="mixed signal" name="block l" [1 line]</pre>
       </ipxact:componentInstance>
       <ipxact:componentInstance> [4 lines]
   </ipxact:componentInstances>
   <ipxact:interconnections/>
/ipxact:design>
```



Design Element Information






Design: Component Instances



- The componentInstance element documents the existence of a component in a design
- This element contains the following **mandatory** and optional elements:
 - **instanceName**: Assigns a unique name for this instance of the component in this design
 - displayName: Allows a short descriptive text to be associated with the instance
 - description: Allows a textual description of the instance
 - **componentRef**: A reference to a component description
 - vendorExtensions: Adds any extra vendor-specific data related to the design






Design: ad hoc connections



- An adHocConnection specifies connections b/w component instance ports and/or b/w component instance ports and ports of the encompassing component
- Each adHocConnection shall contain at least one port reference, i.e., internal or external
- It contains the following **mandatory** and optional elements:
 - nameGroupPort: The name elements shall be unique within the containing adHocConnections element.
 - tiedValue: It specifies a fixed logic value for this connection
 - portReferences: It specifies a list on internal and external port references for this adHocConnection
 - internalPortReference: It references the port of a component instance
 - externalPortReference: It references a port of the encompassing component where this design is referred
 - vendorExtensions: It adds any extra vendor-specific data related to the design









Bus Definition & Abstraction Definition

- Bus and abstraction definitions are referenced in component bus interfaces to indicate which interface uses which protocol and which component ports implement that protocol
- Two bus interfaces can be connected if and only if they reference the same bus definition
- Purpose: To describe aspects of an hardware communication protocol


```
<ipxact:busDefinition xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"</p>
   xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.accellera.org/
   XMLSchema/IPXACT/1685
                         <ipxact{abstractionDefinition xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"</pre>
   <ipxact:vendor>accell
                              xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.accellera.org/
   <ipxact:library>i2s
                              XMLSchema/IPXACT/1685-2014 http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
   <ipxact:name>I2S</ipx</pre>
                              <ipxact:vendor>accellera.org</ipxact:vendor>
   <ipxact:version>1.1
                              <ipxact:library>i2s</ipxact:library>
   <ipxact:directConnect</pre>
                              <ipxact:name>I2S rtl</ipxact:name>
   <ipxact:isAddressable</pre>
                              <ipxact:version>1.1</ipxact:version>
   <ipxact:description>
                              <ipxact:busType vendor="accellera.org" library="i2s" name="I2S" version="1.1"/>
</ipxact:busDefinition>
                              <ipxact:ports> [78 lines]
                          </ipxact:abstractionDefinition>
```

Bus Definition

- The top-level busDefinition element contains the high-level attributes of the interface, including items such as the connection method and indication of addressing
- It contains the following **mandatory** and optional elements:
 - versionedIdentifier Provides a unique identifier
 - **directConnection** Specifies what connections are allowed
 - broadcast It means bus interfaces using this definition support one-to-many interface connections
 - **isAddressable** Specifies the bus has addressing information
 - extends Specifies whether this definition is an extension from another bus definition
 - maxMasters Specifies the maximum number of masters that can appear in a channel element containing bus interfaces
 - maxSlaves Specifies the maximum number of slaves that can appear in a channel element containing bus interfaces
 - systemGroupNames It defines the possible group names to be used under an onSystem element in an abstraction definition
 - description A textual description of the interface
 - parameters It describes any parameter that can be used to configure or hold information
 - assertions It contains a list of expressions defining the allowed parameter values
 - vendorExtensions It contains any extra vendor-specific data related to the interface



Bus Definition



```
'ipxact;busDefinition mins:msi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/2.0"
    xsi:schemalocation="http://www.accellera.org/XMLSchema/IPXACT/2.0/
    index.xsd">
    <ipxact:vendor>accellera.org</ipxact:vendor>
    <ipxact:library>Sample</ipxact:library>
    <ipxact:name>SampleBusDefinitionExtension/ipxact:name>
    <ipxact:version>1.0</ipxact:version>
    <ipxact:directConnection>true/ipxact:directConnection>
    <ipxact:broadcast>true</ipxact:broadcast>
    <ipxact:isAddressable>false</ipxact:isAddressable>
    <ipxact:extends vendor="accellera.org" library="Sample"</pre>
         name-"SampleBusDefinitionBase" version"1.0"/>
    <ipxact:maxMasters>1</ipxact:maxMasters>
    <ipxact:maxSlaves>16</ipxact:maxSlaves>
    <ipxact:systemGroupNames>
         cipxact:systemGroupName>SystemSignals/ipxact:systemGroupName>

<p
    cipxact:description>
         Example bus definition used in the IP-XACT standard.
    </ipxact:description>
(/ipxact:busDefinition>
```




Abstraction Definition

- The abstractionDefinition element contains a list of logical ports that define a representation of the bus type to which it refers
- This is a list of logical ports that may appear on a bus interface for that bus type
- Multiple abstractions definitions can be associated with a single bus definition
- It contains the following elements and attributes:
 - versionedIdentifier It provides a unique identifier
 - **busType** It specifies the bus definition that this abstraction defines
 - extends It specifies whether this definition is an extension from another abstraction definition
 - **ports** It is a list of logical ports
 - description It allows a textual description of the interface
 - parameters It describes any parameter that can be used to configure or hold information
 - assertions It contains a list of expressions defining the allowed parameter values
 - vendorExtensions It contains any extra vendor-specific data



Abstraction Definition





Bus Interface 🔗

- A busInterface is a grouping of ports related to a function, typically a bus, defined by a bus definition and abstraction definition
- Each Interface in busInterface is assigned with some memoryMap as slave or addressSpace as Master
- A busInterface contain, nameGroup, busType, abstractionTypes, interfaceMode, connectionRequired, Parameters and, vendorExtensions

It defines a list of abstractionType elements. Each type defines a particular abstraction being used for one or more views and the port mapping associated with the use of that particular abstraction.

```
ipmact:abstractionTypes>
<ipxact:busInterfaces>
                                                                                               It specifies the bus
                                                                                                definition that this bus
                                                                                                                                                                 Cipmact:abstractionType>
                                                                                                interface is referenced. A
     <ipxact:busInterface>
                                                                                                bus definition describes
                                                                                                                                                                      inmact:abstractionRef
                                                                                               the high-level attributes
                                                                                                                                                                          vendor-"Agnisys" library-"mixed signal"
            <ipxact:name>soc top APB</ipxact</pre>
                                                                                                                                                                         name-"APB Itl" version-"1,0"/>
            <ipxact:busType vendor="Agnisys" library="mixed signal" name="APB" version="1.0"/>
                                                                                                                                                                     cipmact:portMaps>
                                                                                                                                                                         <ipmact:portMap>
            <ipxact:abstractionTypes> [15 lines]
                                                                                                                                                                             (ipxact:logicalPort)
                                                                                                       It describes the
            <ipxact:bitsInLau>32</ipxact:bitsInLau>....
                                                                                                                                                                                 <ipwact:name>B</ipwact:name</pre>
                                                                                                       number of data bits
                                                                                                       that are addressable
                                                                                                                                                                             <ipxact:endianness>little</ipxact:endianness>
                                                                                                       by the least
                                                                                                                                 It is a reference
                                                                                                                                                                             <ipxect:physicalPort>
                                                                                                       significant address bit
                                                                                                                                 to an abstraction
                                                                                                       in the bus interface.
     </ipxact:busInterface>
                                                                                                                                  description for
                                                                                                                                                                                 <ipmact:name>B</ipmact:name>
                                                                                                                                  this abstractor
                                                                                                                                                                             (/ipmact:physicalFort)
  ipxact:busInterfaces>
                                                                                                                                                                         (/ipxact:portMap)
                                                                                                                                      It describes the
                                                                                                                                                                     </iprect:portHape>
                                                                                                                                     mapping between
                                                                                                                                      the abstraction

<
                                                                                                                                     definition's
                                                                                                                                     logical ports and
                                                                                                                                                              /ipxact:abstractionTypes:
```






Generator Chain 🔗

- A generator chain is an ordered sequence of named tasks
- Each named task can be represented as a single generator or as another generator chain.
- The generatorChain element contains the following mandatory and optional elements:
 - **versionedIdentifier**: It provides a unique identifier; it consists of four sub elements for a top-level IP-XACT element.
 - **generatorChainSelector**: It contains one or more of the following subelements:
 - generatorChainSelector, componentGeneratorSelector, and generator
 - chainGroup: It is an unbounded list of names to which this chain belongs
 - displayName: It allows a short descriptive text to be associated with the generator chain
 - description: It allows a textual description of the generator chain
 - choices: It specifies multiple enumerated lists, which are referenced by other sections of this generator chain description
 - parameters: It describes any parameter that can be used to configure or hold information related to this generator chain
 - assertions: It contains a list of expressions defining the allowed parameter values
 - vendorExtensions: It contains any extra vendor-specific data related to the generatorChain



Generator Chain 🔗








Design Configuration

- An IP-XACT design configuration is a placeholder for additional configuration information of a design or generator chain description
- The design configuration description contains the following configuration information:
 - Configuration values for parameters defined in generators within generator chains
 - Active view or current view selection for instances in the design description along with configuration values for view parameters within the component instances
 - Configuration information for interconnections between the same bus types with differing abstraction types
 - A design configuration applies to a single design, but a design may have multiple design configuration descriptions



Design Configuration






Design Configuration

- The designConfiguration element contains the following mandatory and optional elements:
 - **versionedIdentifier**: It provides a unique identifier; it consists of four sub elements for a top-level IP-XACT element
 - designRef: It specifies the design description for this design configuration
 - generatorChainConfiguration: It documents a generator chain VLNV and an unbounded list of configuration values for parameters within the referenced generator chain
 - interconnectionConfiguration: It is an unbounded list of information associated with interface interconnections
 - viewConfiguration: It defines the selected view and view configuration for an instance of the design
 - description: It allows a textual description of the design configuration
 - parameters: It describes any parameter that can be used to configure or hold information related to this design configuration
 - assertions: It contains a list of expressions defining the allowed parameter values
 - vendorExtensions: It adds any extra vendor-specific data related to the design configuration



Vendor Extensions

- The vendorExtensions element is a place in the description in which any vendor-specific information can be stored
- The vendorExtensions element allows any well-formed description







Support of IP-XACT Properties in IDS

- Properties are handled using vendor extensions
- Vendor extensions are well-defined locations in IP-XACT documents where information can be added that cannot be described in the IP-XACT schema



IP-XACT Properties in IDS

Properties	Description
vendor	Specifies the name of the vendor of the IP-XACT model
library	Specifies the name of the library of the IP-XACT model
version	Specifies the version number of the IP-XACT model
ipxact_topdesign	Specifies the top design file name
ipxact_buscomp	Specifies the bus component file name
ipxact_ignore	Removes the bus/ports from bus component node.
ipxact_compact	Removes the section hierarchy of memoryMap and addressBlock
-addr_sort	Sorts registers in ascending order

Properties	Description
ipxact_exclude_param	Removes parameter while importing the IPXACT file in IDS.
ipxact_decrease_offset	Decreases the offset value in ipxact file and is referred by in any input type
ipxact_exclude_vendor extensions	Used for excluding "spirit:vendorExtensions" nodes from the IP-XACT output.
-ipxact_inp_fast	Generates output through java
-ipxact_comp	Output is generated as per the specified hierarchy
-if_ipxact	Generates separate files for each block
xml_addr_mux	Multiplies each register offset with the property value
ipxact_rm_alt_reg	For removing the alternate registers from IP-XACT



IP-XACT Properties & IDS Properties

IDesignSpec™	IP-XACT 2014	IP-XACT 2009
RegGroup	<ipxact:registerfile></ipxact:registerfile>	<spirit:registerfile></spirit:registerfile>
RegGroup size	<ipxact:range></ipxact:range>	<spirit:range></spirit:range>
RegGroup offset	<ipxact:addressoffset></ipxact:addressoffset>	<spirit:addressoffset></spirit:addressoffset>
Register	<ipxact:register></ipxact:register>	<spirit:register></spirit:register>
Register Name	<ipxact:name></ipxact:name>	<spirit:name></spirit:name>
Register Offset	<ipxact:addressoffset></ipxact:addressoffset>	<spirit:addressoffset></spirit:addressoffset>
Default size	<ipxact:size></ipxact:size>	<spirit:size></spirit:size>
Enum	<ipxact:enumeratedvalues></ipxact:enumeratedvalues>	<spirit:enumeratedvalues></spirit:enumeratedvalues>
HW Access (wo or rw)	<ipxact:volatile></ipxact:volatile>	<spirit:volatile></spirit:volatile>
Default	<ipxact:reset></ipxact:reset>	<spirit:reset></spirit:reset>
Description	<ipxact:description></ipxact:description>	<spirit:description></spirit:description>
Field	<ipxact:field></ipxact:field>	<spirit:field></spirit:field>
LSB bit of field	<ipxact:bitoffset></ipxact:bitoffset>	<spirit:bitoffset></spirit:bitoffset>
Bit width (MSB-LSB)	<ipxact:bitwidth></ipxact:bitwidth>	<spirit:bitwidth></spirit:bitwidth>
SW Access	<ipxact:access></ipxact:access>	<spirit:access></spirit:access>
Repeat	<ipxact:dim></ipxact:dim>	<spirit:dim></spirit:dim>





File Sets

- Multiple file sets can be described using the container element fileSet. Each fileSet element has a name to identify it and a list of files
- Each file has a name element whose value is a path to a source file which can be a relative path w.r.t the location of the IP-XACT file or an absolute path possibly using an environment variable



Enumerated Values

- The enumerated Values element is a container element for enumerated Value elements
- An enumeratedValue describes a value of the containing field. It can have an attribute usage describing the usage of the enumeratedValue which can take the values read, write, and read-write
- Furthermore, an enumeratedValue has a name to identify the element. It can have a description to provide a human-readable description



Comparison between SystemRDL & IP-XACT

SystemRDL	IP-XACT 2014
addrmap	<ipxact:memorymap></ipxact:memorymap>
addrmap	<ipxact:addressblock></ipxact:addressblock>
<blook name=""> <block_instance> @offset</block_instance></blook>	<ipxact:addressoffset></ipxact:addressoffset>
external	Handled with the help of vendor extension
regwidth	<ipxact:width></ipxact:width>
regfile	<ipxact:registerfile></ipxact:registerfile>
<regroup name=""> <regroup_instance>@offset</regroup_instance></regroup>	<ipxact:addressoffset></ipxact:addressoffset>
reg	<ipxact:register></ipxact:register>
reg <register_name></register_name>	<ipxact:name></ipxact:name>
<reg name=""> <reg_instance>@offset</reg_instance></reg>	<ipxact:addressoffset></ipxact:addressoffset>
hw=wo/rw	<ipxact:volatile></ipxact:volatile>
default	<ipxact:reset></ipxact:reset>
desc	<ipxact:description></ipxact:description>
field	<ipxact:field></ipxact:field>
[Lsb]	<ipxact:bitoffset></ipxact:bitoffset>
[Msb: Lsb]	<ipxact:bitwidth></ipxact:bitwidth>
sw	<ipxact:access></ipxact:access>
[<repeat_value>]</repeat_value>	<ipxact:dim></ipxact:dim>
User Defined Properties	Vendor Extensions





Introduction to TGI

- The Tight Generator Interface provides an API to query, modify, create, and delete IP-XACT documents residing in an IP-XACT compliant design tool
- It uses the concept of handles to objects. Handles are called identifiers (IDs) while,
 Objects are entities that can be described in IP-XACT documents
- There are two classes of identifiers:
 - Unconfigured IDs: Provides access to an object type
 - Configured IDs: Provides access to an object instance
- TGI can also be used to develop generators to create IP-XACT documents from proprietary views



TGI APIs

				_
getDesignAdHocConnectionIDs	getAddressBlockRegisterID	getRegisterFieldTestContraint	getRegisterFieldAccess	getDisplayName
getDesignComponentInstanceIDs	getMemoryMapElementIDs	getRegisterFieldTypeIdentifier	getRegisterFieldBitOffset	getName
getDesignInterconnectionIDs	getParameterIDs	getRegisterFieldVolatility	getRegisterFieldBitWidth	setDescription
setAdHocConnectionTiedValue	getPortDirection	getResetMask	getBridgeMasterID	setDisplayName
getFileSetFileIDs	getEnumeratedValueUsage	getResetMaskExpression	getComponentBusInterfaceIDs	getRegisterAccess
getComponentIDs	getEnumeratedValueValue	getResetTypeRef	getComponentFileSetIDs	getRegisterAddressOffset
getDesignID	getRegisterFieldReserved	getResetValue	getComponentMemoryMapIDs	getRegisterDimensions
getDesignIDs	getRegisterFieldResetIDs	getResetValueExpression	getComponentPortIDs	getRegisterFieldIDs
getGeneratorContextComponentInstanceID	getRegisterFieldTestable	getAbstractionDefinitionBusTyp	getComponentViewIDs	getRegisterResetMask
setConfigurableElementValue	getRegisterFieldReadAction	getAbstractionDefinitionExtend	getDescription	getRegisterResetValue
createDesign	getComponentGeneratorIDs	getRegisterSize	getAbstractionDefinitionPortIDs	getAbstractionDefPortIsCl
getAdHocConnectionTiedValue	getComponentRemapStateIDs	getBusInterfaceSlaveBridgeIDs	getAbstractionDefPortDefaultValu	getAbstractionDefPortIsD
getComponentInstanceName	getConfigurableElementValue	getComponentChoiceIDs	getAbstractionDefPortIsAddress	getAbstractionDefPortIsRe



TGI APIs

getAbstractionDefPortMirroredModeConstraintIDs	getAbstractionDefPortModeProtocolPayloadTyp e	addRegisterField	addBusInterfaceSlaveBridge	
getAbstractionDefPortModeBusWidth	getAbstractionDefPortModeProtocolType	removeComponentBusInterface	addComponentChoice	
getAbstractionDefPortModeConstraintlDs	,	removeComponentPort	addComponentRemapState	
getAbstractionDefPortModeDirection	getAbstractionDefPortModeProtocolTypeCustom	removeComponentView	addMemoryMapAddressBlock	
getAbstractionDefPortModeGroup	getAbstractionDefPortModeWidth	setRegisterAccess	removeAttribute	
addAbstractionDefPortMirroredModeTimingConstraint	getAbstractionDefPortRequiresDriver	setRegisterFieldAccess	removeComponentChoice	
getAbstractionDefPortModeInitiative	getAbstractionDefPortRequiresDriverType	setRegisterDimensions	setBusInterfaceMasterAddressSpaceName	
addAbstractionDefPortMirroredModeLoadConstraint	getAbstractionDefPortStyle	setRegisterFieldModifiedWriteValue	setBusInterfaceMasterBaseAddress	
getAbstractionDefPortModeKindCustom	addComponentAddressSpace	setRegisterFieldReadAction	setBusInterfaceSlaveMemoryMapName	
addAbstractionDefPortMirroredModeDriveConstraint	addComponentBusInterface	setRegisterResetMask	addAbstractionDefinitionPort	
getAbstractionDefPortModeProtocolPayloadExtension	addComponentFileSet	setRegisterResetValue	getAbstractionDefPortModePresence	
getAbstractionDefPortModeProtocolPayloadExtensionMandatory	addComponentMemoryMap	addAddressBlockRegister	getAbstractionDefPortModeKind	
getAbstractionDefPortModeProtocolPayloadName	addComponentView	addAttribute	getAbstractionDefPortModelDs	
	addRegisterAlternateRegister			



TGI Use Case

run.tcl Input IP-**Generated Verilog** soc read -search path "input" -file "sample.inxact.xml" <ipxact:component xmlns:xsi="http:</pre> Output puts " start reading " xmlns:ipxact="ht set getid [tgi::getID ("accellera.org" "Sample" "SampleComponent" "1.0")] parameter TLMModelsAvailable = puts "1.getID: \$getid" xsi:schemaLocati parameter comp dual mode - 1. set busInterface [tgi::getComponentBusInterfaceIDs Sgetid] parameter addrillits = 13 <ipxact:vendor>accellera.org</ip> puts "2.BusInterfaceID: SbusInterface" set InterfaceSlaveBridgeID [tgi::getBusInterfaceSlaveBridgeIDs SbusInterface] <ipxact:library>Sample</ipxact:l</pre> puts "3.BusInterfaceSlaveBridgeIDs: \$InterfaceSlaveBridgeID" input alv data. output met date. <ipxact:name>SampleComponent</ip>/ip;set memMapList [tgi::getComponentMemoryMapIDs Sgetid] input sly addr. puts "4.MemoryMapList: \$memMapList" <ipxact:version>1.0</ipxact:vers</pre> output mat addr, set compList [tgi::getComponentIDs] input sly parity, <ipxact:busInterfaces> [179 lines] puts "5.ComponentDesignConfigurationInstantiationID: \$ConfigurationInstantiationID" imput cik. foreach x SmemMapList (input reset. <ipxact:indirectInterfaces> [7 li puts "entering memory map" output status. input anotherFort. set memMapElements [tgi::getMemorvMapElementIDs Sx] <ipxact:channels> [10 lines] imput alv transaction. puts "16.MemoryMapElementID: SmemMapElements" input met transaction <ipxact:remapStates> [9 lines] foreach y SmemMapElements (set regList [tgi::getAddressBlockRegisterIDs Sy] endmodule <ipxact:addressSpaces> [6 lines] puts "17.registerID: \$regList" include "HampleComponent.y" <ipxact:memoryMaps> [170 lines] andule con bik #6 foreach z SregList (paraveter addr width . Il. set RegTypeIdentifier [tgi::getRegisterTypeIdentifier Sz] <ipxact:model> [256 lines] parameter bus width = 11 puts "18.RegisterTypeIdentifier: \$RegTypeIdentifier" <ipxact:componentGenerators> [22 set Volatility [tgi::getRegisterVolatility \$z] wire wire comple inst mot data; puts "19. RegisterVolatility: \$Volatility" <ipxact:choices> [6 lines] wire wire sample inst mut addr; puts "regname: \$z" wire wire sample inst status; <ipxact:fileSets> [16 lines] set regis [tgi::getRegisterAlternateRegisterIDs \$z] ampleComponent # (.TLMModelsAvailable ()). puts "21.RegisterAlternateRegisterID: \$regis " comp dual mode(1), .addrMits(11)) sample inst(<ipxact:whiteboxElements> [7 line] aly data (bu) . set RegFieldID [tgi::getRegisterFieldIDs Sz] mot data(wire sample inst mot data), puts "20.RegisterFieldID: \$RegFieldID" <ipxact:cpus> [5 lines] sly addr () lod foreach g SkegFieldID (mst addr (wire sample inst mst addr) , <ipxact:otherClockDrivers> [7 lin sly parity(1'ba), set ConstraintMinMax [tgi::getRegisterFieldWriteValueConstraintMinMax -c18 (); puts "22. RegisterFieldWriteValueConstraintMinMax: \$ConstraintMinMax" <ipxact:resetTypes> [5 lines] reset (1'm); set FieldTestContraint [tgi::getRegisterFieldTestContraint Sg] status(wire sample inst status), <ipxact:description>Example comp puts "23.RegisterFieldTestContraint: \$FieldTestContraint" anotherPort (1710). .elv transaction(I'mm), <ipxact:parameters> [17 lines] mat transaction(1'by) <ipxact:assertions> [6 lines] endmodule </ir></ipxact:component> soc generate -out ("v") -dir "idsl"




66



IP-XACT as an output (IDS-Integrate)

run.tcl file

```
soc_create -type block -name soc_top-top
soc_create -type block -name block_1 -port {output [7:0] A}
soc_create -type block -name block_2 -port {input [7:0] B}
soc_add -type block -parent soc_top -name block_1 -inst instl
soc_add -type block -parent soc_top -name block_2 -inst inst2
soc_connect -source_inst inst1.A\[7:01 -dest_inst inst2.B\[7:0]
soc_generate -compact -out {v,IP-XACT} -dir "ids_c_tol"
```



Bus net connection to single port

(Top level

```
cipxact:component xmlns:ipxact="http://www.accellers.org/XMLSchema/IPXACT/1685-2014"
xmlns:xs="http://www.wd.org/2001/XMLSchema-instance"
xmlns:xs="http://www.wd.org/2001/XMLSchema"
xmlns:xs="h
```


(Top level

```
ipxact:design xmlns:ipxact-"http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
   xxlns:xsi="http://www.w3.org/2001/XMLSchens-instance"
   xmins:xs="http://www.w3.org/2001/XMLScheme" xmlns:soce="http://www.egnisys.com/">
   <ipxact:vendor>Agnisys</ipxact:vendor>
   <ipxact:library)mixed signal</pre>
   cipxact:name)soc top design(/ipxact:name)
   cipxact:version>1.0c/ipxact:version>
   <ipxact:componentInstances>
      <ipxact:componentInstance>
          <ipxact:instanceName>instl</ipxact:instanceName>
          <ipxact:componentRef vendor="Agnisys" library="mixed signal" name="block 1"</pre>
               version="1.0"/>

ipxact:componentInstance>
      <ipxact:componentInstance>
          <ipxact:instanceName>inst2</ipxact:instanceName>
          <ipxact:componentRef vendor="Agnisys" library="mixed signal" name="block 2"</pre>
               version="1.0"/>
       </ir></ipxact:componentInstance>
   </ipxact:componentInstances>
   <ipxact:interconnections/>
/ipxact:design>
```



IP-XACT as an output (IDesignSpec)



IP-XACT as an input (IDS-Integrate)

run.tcl file

```
Fanc read -search path "./input" "file "qwio.v.timer.w.ahk master.w"
                                                                                                                                                                   reliate "tite black), top, sepreseries, 476, leve, ser, serverences, vo.
                                                                                                                                                                   berinde " Patent Princip 4"
  og read -tearch both "./imput" -file "gpio.v.timer.v" -inc dir "./imput" -include "apb widget.v"
god feed -smarch path "./input" -file "basic test.ipmact.uml"
                                                                                                                                                                  th wer thought saw #1
                                                                                                                                                                                                                                                                                            SystemVerilog output
                                                                                                                                                                          parameter eithe width a thirt.
                                                                                                                                                                          peremeter bus width - "
soc create -type block -name block! top -top -bus apb
                                                                                                                                                                              include " .. /incut/epic.v"
Foot add -target block1 top -twoe block -name chipmamemodel 1ds -inst chipmamemodel 1ds inst
                                                                                                                                                                             include "ids block! top appropation APS inch age appropation, v"
soc add -tarmet block! too -type block -name Block! model -inst Block! model inst -base 800 -mins
                                                                                                                                                                             Anciule ".. /input/times. ""
#soc edd -target blockl top -type block -mane abb master -inst abb master inst -base Ged -size Geld
                                                                                                                                                                             module block! top # (
                                                                                                                                                                     Sees 1
soc add -target block! top -type block name opio ids -inst opio ids inst -base | x10000 -size | x100
                                                                                                                                                                     Local
                                                                                                                                                                                        parameter addr width a 'boll.
and add -target block! top -type block -name timer ids -igst timer ids inst -base 0x10000 -size 0x1
                                                                                                                                                                     Lemale
                                                                                                                                                                                        parameter bus width - 'hill.
soc add -type ports -target block! top -bus abb -port (input pl, imput pl,output [0:2]p3, input p4
                                                                                                                                                                     Lobell
                                                                                                                                                                                        parameter blocki top offset - 100,
                                                                                                                                                                                        parameter opic ids address width - 'mc.
                                                                                                                                                                     wheel
face connect -dest block! top.pl -source list times ids inst.iry
                                                                                                                                                                     *11*
                                                                                                                                                                                        parameter uplo lds offset - 'hil.
soc connect -dest inst only ids inst status fld in -source inst times ids inst counter FI s
                                                                                                                                                                     *179
                                                                                                                                                                                        parameter timer ids address width . "hit,
soc con
                                                                    timer ids inst -bus app
                                                                                                                                                                                        parameter timer ids offset = 'hill
see con
                                                                    mpio ids inst -bus aph
                                                                      tocki model inst -bus app
                                                                                                                                                                   40 100
                                                                                                                                                                                  16 . . . .
             pistt:component miles | no-"http://www.agrisys.fmb" miles ange-"http://www.synopsys.oub/
                               selescarel-Termini/www.agranye.com/"
                                                                                                                                                                                  - - - -1
                                palest splittle "actp://www.splittlinesurtles./srg/DGJhdossa/SPIEIT/1635-2006"s
soc pro
               Opticitywodos/Agniege_Inc.4/spirityweeds-
                                                                                                                                                                      201
               omiricalibrary Agains Inc. / spiritalibrary
                                                                                                                                                                     min
               agiritmana Blocki model (spiritmana)
                                                                                                                                                                     pclb
                                                                                                                                                                            ids block! top aggregation APS inst app aggregation #( .addr width( 1800) .
               embrutiversion-1.5-/epixitiversion-
froc at
                                                                                                                                                                             bus width ( blo), .block? top aggregation APB inst offset (block! top offset),
               aptrit:buststarfaces:
                  organitional interface.
                                                                                                                                                                             timer ids inst addr width timer ids address width),
Sputs *
                     capititions and fault superspiritions.
                                                                                                                                                                             upio Ids Inst addr width(qpio ids address width)) block! top sugregation AFB inst(
                      "SPLITTED BY THE SPLITTE STATE OF THE SPLITTED STATE OF THE SPLITT
                                                                                                                                                                                  -peik(pelk).
                      capital anamacolouting a quantitation of the property of the continuous and att it are
                                                                                                                                                                                   .presetn(presetn).
                      (spirit; slave; II lines)
                      espiritoportHags:
                                                                                                                                                                   imar i
                        (aparatriportRap) () Disease
                                                                                                                                                                     sect 8
                                                                                                                                                                     2000
                         (aptititiporthap) IT hosel
                                                                                                                                                                                  .gpio ids inst ids prdata(wire gpio ids inst prdata block) top aggregation AFB instgpio ids inst ids prdata).
                        (aptritrportHap) [9 111444]
                                                                                                                                                                                  .gpio ide inst ide pelverr@wire gpio ide inst pelverr block! top aggregation APB instgpio ide inst ide pelverr
                                                                                                                                                                      and.
                     CopinitoportHaps
                                                                                                                                                                              (apirit: weddeficterations) (5 lines)
                                                                                                                                                                             bus width('NTO), .addr width(timer ids address width), .block offset(timer ids offset),
                  C/spirittbesInterface:
                                                                                                                                                                     ingu counter F1 incr wal('00), counter F1 incr thid wal('00), counter F1 incr sat wal('00),
              compactning larger targets
               (miritimentrollers) [11 ][nee]
                                                                                                                                                                             block size('m2000)) timer_ids_instf
                                                                                                                                                                     - 196.00
               (aptrotracdeto
                                                                                                                                                                                  .ing().
                  ospirit:ports:
                                                                                                                                                                                  .status_ceset().
                     Ceptilitoporty 18 lines;
                                                                                                                                                                     gette
                                                                                                                                                                                  .result reset().
                     "apiritrport" if lines!
                     (appreciationary | 110 | Linear
                                                                                                                                                                   description.
                                                                                                                                                                                  .pready(wire timer ids inst pready block! top aggregation APS Institute ids inst ids pready),
                     omplyitoports of lines.
                                                                                                                                                                                  .prdata(wire timer ide inst prdata block) top aggregation AFS instrimer ide inst ide prdata).
                  ( spiritrports:
                                                                                                                                                                                   .pslwerr(wire timer ids inst pslwerr block) top aggregation AFB instnimer ids inst ids pslwerr)
                  -sparitimatelFaxameters in Lineal
              (/aptritimodel)
               -MELTITIVE SHIPESTERS LINE OF LINES
                                                                                                                                                                              ndmodule
             wpirit:compusett
```

70

Benefits of using IP-XACT

- Standard allows multi vendor IPs/EDA tools use
- Simplified integration
- Coherency with other design teams
- Automatic flow to avoid manual repetitive jobs
- Dramatic Time to Market Improvements
- Documentation of all aspects of IP using an XML data book format
- Enables designers to deploy specialist knowledge in their design



References

- http://statustool.com/wiki/uploads/Site/IP-XACT%20standard%201685-2014.pdf
- https://www.accellera.org/images/downloads/standards/ip-xact/IP-XACT_User_Guide_2018-02-16.pdf
- https://www.researchgate.net/figure/IP-XACT-concepts-for-a-componentdescription_fig4_235345384
- https://www.researchgate.net/figure/IP-XACT-Design-Environment-and-supported-XMLschemas fig16 265125404
- https://www.design-reuse.com/articles/18613/ip-xact-esl-noc.html
- https://www.slideshare.net/DVClub/verification-automation-using-ipxact





Create a Component in IP-XACT

```
spirit:component xmlns:ids="http://www.agnisys.com/"
  xmlns:snps="http://www.synopsys.com/"
  xmlns:xrsl="http://www.agnisys.com/"
  xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
 <spirit:vendor>Agnisys Inc.</spirit:vendor>
  <spirit:library>Agnisys Inc.</spirit:library>
                                                       VI NV
 <spirit:name>block name model</spirit:name>
 <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces> [101 lines]
 <spirit:memoryMaps> [54 lines]
 <spirit:model> [137 lines]
 <spirit:vendorExtensions> [2 lines]
/spirit:component>
                                                                        (spirit:slave)
                                           Next slide
```

```
(spirit:busInterfaces)
             <spirit:busInterface>
                <spirit:name>default map</spirit:name>
                <spirit:busType spirit:vendor="AGNISYS"</pre>
                   spirit:library="AGNISYS" spirit:name="CUSTOM"
                   spirit:version="1.0"/>
                <spirit:abstractionType spirit:vendor="AGNISYS"</pre>
                   spirit:library="AGNISYS"
                   spirit:name="CUSTOM rtl" spirit:version="1.0"/>
                <spirit:slave> [2 lines]
                <spirit:portMaps> [89 lines]
            </spirit:busInterface>
               (spirit:portMaps)
                 <spirit:portMap>
                     (spirit:logicalPort>
                        <spirit:name>clk</spirit:name>
                     (/anirit:logicalPort>
                     (spirit:physicalPort>
                        <spirit:name>clk</spirit:name</pre>
                     </pre
                 </spirit:portMap>
               </spirit:portMaps>
  <spirit:memoryMapRef spirit:memoryMapRef="block namemap"/>
</spirit:slave>
```



```
(spirit:addressBlock>
<spirit:memoryMaps>
                                                 memoryMap
                                                                                                 <spirit:name>block ipxact</spirit:name>
   <spirit:memorvMap>
                                                                                                 <spirit:description/>
       <spirit:name>block namemap</spirit:name>
                                                                                                 <!-- // [1 line]
       <spirit:addressBlock> [39 lines]-
                                                                                                 <spirit:baseAddress>0x0</spirit:baseAddress>
       <spirit:addressUnitBits>8</spirit:addressUnitBits>
                                                                                                 <spirit:range>0x8</spirit:range>
       <spirit:vendorExtensions> [8 lines]
                                                                                                 <spirit:width>32</spirit:width>
   </spirit:memoryMap>
                                                                                                 <spirit:register>
</spirit:memorvMaps>
                                                                                                    <spirit:name>reg name</spirit:name>
spirit:model>
                                                                                                     <spirit:addressOffset>0x4</spirit:addressOffset>
                                               model
  <spirit:ports>
                                                                                                     <spirit:size>32</spirit:size>
    <spirit:port>
                                                                                                     <spirit:volatile>true</spirit:volatile>
       <spirit:name>clk</spirit:name>
       <spirit:wire>
                                                                                                    <spirit:reset> [3 lines]
                                                         spirit:field>
          <spirit:direction>in</spirit:direction>
                                                          <spirit:name>Fl</spirit:name>
                                                                                                    <spirit:field> [9 lines]
       </spirit:wire>
                                                           <spirit:bitOffset>0</spirit:bitOffset>
                                                                                                    <spirit:vendorExtensions> [4 lines]
                                                           (spirit:bitWidth)32(/spirit:bitWidth)
    </spirit:port>
                                                           <spirit:volatile>true</spirit:volatile>
                                                                                                 </spirit:register>
    <spirit:port> [5 lines]
                                                           <spirit:access>read-write</spirit:access>
    <spirit:port>
                                                                                                 <spirit:vendorExtensions> [5 lines]
                                                           <spirit:vendorExtensions>
       <spirit:name>block name idsreg name Fl r</spirit:name>
                                                             <ids:default value>0</ids:default value>
                                                                                              </spirit:addressBlock>
       <spirit:wire>
                                                          </spirit:vendorExtensions>
          <spirit:direction>out</spirit:direction>
                                                          (spirit:field)
                                                                                                                                     vendorExtensions
          <spirit:vector>
                                                                      (spirit:reset>
            <spirit:left>31 </spirit:left>
                                                                                                                          <spirit:vendorExtensions>
            <spirit:right> 0</spirit:right>
                                                                         <spirit:value>0x00000000</spirit:value>
          </spirit:vector>
                                                                                                                             <ids:type>false</ids:type>
                                                                         <spirit:mask>0xFFFFFFFF</spirit:mask>
       </spirit:wire>
                                                                                                                           </spirit:vendorExtensions>
                                                                       /spirit:reset>
    </spirit:port>
  </spirit:ports>
  <spirit:modelParameters> [11 lines]
/spirit:model>
```



- Use TGI to create a component register description in an address block of 4K 32-bit words
- # Create a new component with the given VLNV and get its unconfigured ID
 set componentID [tgi::createComponent [list "accellera.org" "myLib" "myComponent" "1.0"]]

 # Create a new memory map in the component with the given memory map name
 set memoryMapID [tgi::addComponentMemoryMap \$componentID "myMemoryMap"]

 # Create a new address block in the memory map with the given address block name, base address,
 range, and width
 set addressBlockID [tgi::addMemoryMapAddressBlock \$memoryMapID "myAddressBlock" "'h0" "'h1000" "32"]
- # Create a new register in the address block with the given register name, address offset, and size, and create a new field in the register with the given field name, bit offset, and bit width set registerID [tgi::addAddressBlockRegister \$addressBlockID "reg" "'h0" "32" "field1" "0" "8"]

Agnisys Copyright 2023. All Rights Reserved. COMPANY CONFIDENTIAL. Only for companies bound by Agnisys NDA or Mutual NDA.

- # Set the description, access, reset value, and reset mask of the register tgi::setDescription \$registerID "This is my register description." tgi::setRegisterAccess \$registerID "read-write" tgi::setRegisterResetValue \$registerID "'h1" "" tqi::setRegisterResetMask \$registerID "'hfffffff" ""
- # Create a new field in the register with the given field name, bit offset, and bit width set fieldID [tgi::addRegisterField \$registerID "field2" "8" 24]
- # Set the description, access, read action, and volatility of the field tgi::setDescription \$fieldID "This is my second field description" tgi::setRegisterFieldAccess \$fieldID "read-only" tgi::setRegisterFieldReadAction \$fieldID "clear" tgi::setRegisterFieldVolatility \$fieldID "true"

Use TGI to traverse the component memory maps for accessing the registers in address blocks

```
# Get unconfigured ID for the component with the given VLNV
set componentID [ tqi::qetID [ list "accellera.org" "myLib" "myComponent" "1.0" ] ]
# Get the memory maps of the component
  set memoryMapIDs [ tqi::getComponentMemoryMapIDs $componentID ]
  # Walk each memory map
     foreach memoryMapID $memoryMapIDs {
       # Get the memory map elements of the memory map
         set memoryMapElementIDs [ tgi::getMemoryMapElementIDs $memoryMapID ]
            # Walk each memory map element
              foreach memoryMapElementID $memoryMapElementIDs {
                   # Get the type of the memory map element
                     set type [ tgi::getMemoryMapElementType $memoryMapElementID ]
                   # Check if the memory map element is an address block
                     if { [ string compare $type "addressBlock" ] == 0 } {
                 # Get the registers of the address block
             set registerIDs [ tgi::getAddressBlockRegisterIDs $memoryMapElementID ]
                 # Walk each register
                   foreach registerID $registerIDs {
                      # Get the register name, description, address offset, access, reset value, and reset mask
                          set registerName [ tgi::getName $registerID ]
                          set registerDescription [ tgi::getDescription $registerID ]
                          set registerOffset [ tgi::getRegisterAddressOffset $registerID ]
                          set registerAccess [ tgi::getRegisterAccess $registerID ]
                          set registerResetValue [ tgi::getRegisterResetValue $registerID ]
                          set registerResetMask [ tgi::getRegisterResetMask $registerID ]
```

