

Generate Portable Sequences from a Golden Specification

Write sequence once ...

... run on any platform.

Welcome





Anupam Bakshi

PRESENTER
FOUNDER/CEO
AGNISYS



Christina Toole


HOST

MARKETING CONSULTANT

AGNISYS

AGENDA





INTRODUCTION

The Problem: Sequences Everywhere

||SequenceSpec

Link to PSS

How Agnisys can help



Sequences




- A set of steps to achieve a certain functionality in a device
 - write/reads
 - Field
 - Registers
 - Signals / Ports
 - Call other sequences

• Can be associated with Modeling, Verification, Firmware, Validation

Typical SoC Hardware







The slaves are programmed by reading/writing to the embedded registers and memory

Hardware Software stack

AGNISYS
SYSTEM DEVELOPMENT WITH CERTAINTY

• Sequences are everywhere










Sub-System



IP/Block



Types of Sequence



Copyright 2019 Agnisys, Inc. All Rights Reserved



Embedded Design Error statistics




- Average Development team spends 50% of schedule in debugging
- Average developer injects 5 to 10 errors per 100 lines of code but removes only 85%
- However, high quality and safety-critical teams inject less errors and remove more by following <u>better processes</u>

Root Causes of Functional Flaws in FPGAs



FPGA: Root Cause of Functional Flaws




Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study

© Mentor Graphics Corporation

Mentor

Root Causes of Functional Flaws in ASICs





Copyright 2019 Agnisys, Inc All Rights Reserved

Challenges we face with Sequences



- Has this ever happened to you?
 - Sequence is not clear or well documented
 - A sequence works on one platform and not on other
 - No way to create the same debug environment on multiple platforms
- Inconsistent definition of Sequences
 - In-exact definition
 - Inconsistent interpretation
 - Incorrect implementation
- Sequences contain Register data that can be in any format:
 - Industry Standards IP-XACT, SystemRDL, RALF
 - Custom formats CSV, Excel, XML
 - IDesignSpec formats IDSWord, IDSExcel, XML

The Problem




- Sequences are everywhere
 - Architects/designers plan them
 - Design engineers encode Verilog functionality
 - Verification engineers write them in UVM or PSS
 - Firmware/System engineers write them in C/C++
 - Software engineers use the low level sequences to create higher level sequences
 - Validation and test engineers also use the sequences
- Complex Sequences need to be developed for a variety of platforms
 - Simulation (UVM-SystemVerilog)
 - Firmware and Device Driver (C/C++)
 - Prototyping and Emulation (SystemVerilog)
 - Post-Silicon Validation (C/C++)
 - Automatic Test Equipment (ASCII or CSV)


Copyright 2019 Agnisys, Inc. All Rights Reserved

Consumers of Sequence information





Make changes to the Specification and have the change automatically permeate to all views



What does a common sequence specification need



- Similar to pseudo code
- Control flow
- Register read/writes
- Signal or interface read/writes
- Ability to execute arbitrary transactions
- Deal with timing differently
 - A millisecond on the board takes a very long time to simulate
- Deal with hierarchy
 - Design hierarchy IP/SoC
 - Sequence calling other sequences
- Parallelism
 - Sub-system or SoC Level
 - Multiple interfaces at IP level
 - Between Environment and the Device

- Meta information
 - Arguments
 - Parameters
 - Variables
 - Enum
 - Define
 - Macros
 - Structures
 - Look up tables

What does a sequence generation need




18

- Create a variety of output formats
- Flexibility in how Read/Writes are generated
- Output specific
 - UVM: font door/back door / peekpoke
 - C/C++: Consolidated read/write
 - Test/Validation: Multiple test sites for testing multiple chips simultaneously
 - Target platform may not support hierarchy, loops, variables

ISequenceSpec suite





Copyright 2SC gn UVM II Rights ResSystemC

Firmware

Verilog for Validation/Emulation

Python, Tcl


Automatic Test Equipment Formats

CSV


Matlab HTML PDF

PSS
Portable Stimulus Standard

ISS Template



User Defined Write/Read templates



Issues that ISequenceSpec avoids

AGNISYS

SYSTEM DEVELOPMENT WITH CERTAINTY

- Location of register in the register-map
- Location of field in a Register
- Format of the field
- Field access (ro/wo/rw/w1c/r1c/...)
- Consolidation of write / read
- Automatic Read-Modify-Write
- Indirect read/write
- Define and use structures
- Write to multiple chip sites in a tester

Links to IDesignSpec Register Specs




- Sequence is linked to the Design IP
- IDS is already being used to capture Register Spec
- Multiple formats are supported
 - Excel, Word, etc.
 - SystemRDL, IP-XACT
- Register Data can be created in ISS too.

chip	block	section name	register	width	field	sw access	hw access	field defa	bits	offset
Chip										
	Ext_block_true									
		Mem_section								
			Mem_section	8						
					Mem section	ro	rw	0	[7:0]	
		end section								
			Ext_reg_1	8						
					F1	rw	rw	0	[7:0]	
			Ext_reg_2	8						
					F1	rw	rw	0	[7:0]	
	Ext_block_false									
		Mem_section								11
			Mem_section	8						
					Mem_section	ro	rw	0	[7:0]	
		end section			_					
			Ext_reg_true	8						
					F1	rw	rw	0	[7:0]	
			Ext_reg_false	8						
					F1	rw	rw	0	[7:0]	

Copyright 2019 Agnisys, Inc. All Rights Reserved

Simple Sequence



24

Copyright 2019 Agnisys, Inc All Rights Reserved

Simple Sequence Output

```
void seg()
int consolidated temp value = 0;
consolidated temp value = ((0x00000001) \& ...
consolidated temp value = ((0x00000000) \& ...
consolidated temp value = ((0x00000004) \& ...
consolidated temp value = ((0x00000008) \& ...
consolidated temp value = ((0x00000160) \& ...
WriteReg Serial (0x00, chip1 block1 reg2 ADDRESS,
consolidated temp value, DIV125KBPS);
           Comes from the
           output template
```

UVM OUTPUT

Copyright 2019 Agnisys, Inc All Rights Reserved

Conditions, Loops, Sub Sequence, Macros, literal values ...



Sequences				
sequence name	ip	description		
seq_loop	book_loop.xlsx:Sheet1			
arguments	value	description		
test1		1		
constants	value	description		
val1	15'b110101110000100			
val2	15'b110101110000111			
variables	value	description		
command	step	value	description	refpath
for(int i=0;i<10;i=i+1){		_ <u> </u>	Use of a for loop	
`ifdef PLL			Use of a Macro	
write	reg1.f1	test1 ? val1 : val2	Note the ternary operator being used	
`else				
write	reg1.f2	15'b110101111111000	Literal values can be in any radix.	
`endif				
call	seq		Calling Sequence defined in another sheet	simple_sequence
if (val1 > 125){				
write	volatile.reg_adc_f.adc_clk_dis	0		
} else {				
write	shadow.s_gen_cfg_f.hall_ref_err_max	1		
₫ht 2019 Agnisys, Inc All Rig				

Consolidated Write



- Several field writes can be consolidated into a Reg write
- Tool will determine locations of fields and registers
- This will save time on the tester
- Example:

Register1.Field1 = 0x10

Register 1. Field 2 = 0x20


Register 1. Field 3 = 0xA0

Is equivalent to

Register1 = 0xA02010

Consolidated Read and Write





C Output



```
10
11
      #include <stdbool.h>
     ☐ int seq(int test1) {
12
13
14
       unsigned int consolidated_temp_value = 0;
15
16
       const int cons1 = 90 ;
                                                  Consolidated
17
       int block1 reg2;
                                                  write
18
19
       int blockl regl;
20
       int flag;
21
       int Var1 = 21 ;
22
       int readvall = 0 ;
23
      int readval2 = 0 ;
24
       int dw ;
25
      consolidated temp value = / varl << BLOCK1 REG2 F3 OFFSET) & BLOCK1 REG2 F3 MASK) | (~(BLOCK1 REG2 F3 MASK) & consolidated temp value);
26
27
       consolidated temp value = ((0x000000002) & BLOCK1 REG2 F4 MASK) | (~(BLOCK1 REG2 F4 MASK) & consolidated temp value);
28
       consolidated temp value = ((BLOCK1 REG2 F4 MASK | BLOCK1 REG2 F3 MASK) & consolidated temp value) | (~(BLOCK1 REG2 F4 MASK | BLOCK1 REG2 F3 MASK) & REG READ(chip1 block1 reg2 ADDRESS)
29
       REG WRITE(chip1 block1 reg2 ADDRESS,consolidated temp value);
30
       //call wait function with : 3000;
31
      wait(3000);
32
       consolidated_temp_value = ((0x000000004) & BLOCK1_REG2_F5_MASK) | (~(BLOCK1_REG2_F5_MASK) & consolidated_temp_value);
33
       consolidated temp value = ((0x000000008) & BLOCK1 REG2 F6 MASK) | (~(BLOCK1 REG2 F6 MASK) & consolidated temp value);
34
       consolidated temp value = ((0x000000160) & BLOCK1 REG2 F7 MASK) | (~(BLOCK1 REG2 F7 MASK) & consolidated temp value);
       consolidated temp value = ((BLOCK1 REG2 F7 MASK | BLOCK1 REG2 F6 MASK | BLOCK1 REG2 F5 MASK) & consolidated temp value) | (~(BLOCK1 REG2 F7 MASK | BLOCK1 REG2 F6 MASK | BLOCK1 REG2 F5
35
36
      REG WRITE(chip1 block1 reg2 ADDRESS,consolidated temp value);
      block1 reg2=REG_READ(chip1 block1 reg2 ADDRESS);
37
38
       readvall=(blockl reg2 & BLOCK1 REG2 F6 MASK)>> BLOCK1 REG2 F6 OFFSET;
39
       readval2=(blockl eg2 & BLOCK1 REG2 F7 MASK) >> BLOCK1 REG2 F7 OFFSET;
      dw= REG READ(chi
                         plock1 reg1 ADDRESS);
40
41
      return 0;
42
```

Consolidated read

Copyright 2019 Agnisys, Inc. All Rights Reserved

Formats of fields



Sequences			
sequence name	ip	description	
seq_format	direct_regmap.docx	{uvm.regmodel=regmap_block.direct_block;uvm.ba	ckdoor=true}
constants	value	description	
GaussVal	-1000		
DeltaTempVal	125		
settlingTime	0.005		
captureTime	0.001		
extTol	32		
diagTol	32		
command	step	value	description
write	volatile.reg_adc_f.adc_clk_dis	0	Describe why this field is being written
write	shadow.s_gen_cfg_f.hall_ref_err_max	0	Describe why this field is being written
write	shadow.s_lin0_c.lint00	100	{format=fixdt(1,13,0)} Properties can be added to description cell
write	shadow.s_lin0_c.lint01	200	{format=fixdt(1,13,0)}
write	shadow.s_senstc2_c.senstc2_cld_c	0.023	{format=fixdt(1,10,23)}
write	shadow.s_senstc2_f.senstc2_cld_f	0.023	{format=fixdt(1,10,23)}

Copyright 2019 Agnisys, Inc All Rights Reserved

Automatic Read-Modify-Write



31

- Do Read-Modify-Write only if required
- If only some of the writeable fields are written, then ISS will automatically do a Read-Modify-Write
 - So that the value is preserved for the fields that are not written.
- For read-only fields, it doesn't have to preserve the value, because they cannot be modified by writing any value to it

Format



32

command	step	value	description	refpath
write	reg1.f1	0		Fo
write	reg1.f2	0		
switch	s2s			
write	reg4.f10	-100	{format=fixdt(1,13,0)} applying format to the spefield	ecific
write If-els	reg4.f11	200	{format=fixdt(1,13,0)}	
write	reg3.f8	-0.023	{format=fixdt(1,10,23)}	
write	reg3.f9	0.023	{format=fixdt(1,10,23)}	
if (Cons2 == 125){			Conditional if-else also can be used when requi	red
write	reg2.f3	0		
} else {				
write	reg3.f8	0		
write }		reg3.f9		
t t standa av		Sequences1 Site Loop Macros Format Whi	2 : 5	

Sequences > Outputs > C							
Name-format %s	Time Multiplier	100					
Max. Nesting 10	Optimize	0					
Consolidated write Consolidated read	Guard banding						

C Output

```
consolidated temp value = ((0x000000000) & BLOCK1 REG1 F1 MASK) | (~(BLOCK1 REG1 F1 MASK) & c
consolidated temp value = ((0x000000000) & BLOCK1 REG1 F2 MASK) | (~(BLOCK1 REG1 F2 MASK) & c
REG WRITE (baseAddress, chip1 block1 reg1 ADDRESS, consolidated temp value);
     Fixdt Value in
     Int
                    ormat to the specific field*/
consolidated temp va = ((0x65 << BLOCK1 REG4 F10 OFFSET) & BLOCK1 REG4 F10 MASK) | (~(BLO
consolidated temp value ((0xC8 << BLOCK1 REG4 F11 OFFSET) & BLOCK1 REG4 F11 MASK) | (~(BLO
WriteReg Serial(0x00,addx ss,consolidated temp value,Div25kbps);
consolidated temp value = ((0x201 << BLOCK1 REG3 F8 OFFSET) & BLOCK1 REG3 F8 MASK) | (~(BLOC
consolidated temp value = ((0x1FF << BLOCK1 REG3 F9 OFFSET) & BLOCK1 REG3 F9 MASK) | (~(BLOC
WriteReg Serial(0x00,address,consolidated temp value,Div25kbps);
-if( Cons2 == 125) {
    consolidated temp value = ((0x00000000) & BLOCK1 REG2 F3 MASK) | (~(BLOCK1 REG2 F3 MASK)
    consolidated temp value = ((BLOCK1 REG2 F3 MASK) & consolidated temp value) | (~(BLOCK1
    REG WRITE (baseAddress, chip1 block1 reg2 ADDRESS, consolidated temp value);
```

UVM Output




```
end
if (rm == null) begin
    'uvm error("chipl block", "No register model specified to run sequence or
    return:
end
rm.blockl.regl.fl.write(status, 'h0, .parent(this));
rm.blockl.regl.f2.write(status, 'h0, .parent(this));
/*--- applying format to the specific field*/
                                                                Fixdt
                                                                Value in
rm.blockl.reg4.fl0.writeone site(status, -100, .parent(this)
rm.blockl.reg4.fll.writeone site(status, 200, .pare (this));
rm.blockl.reg3.f8.writeone_site(status, -512, .parent(this));
rm.blockl.reg3.f9.writeone_site(status, 511, .parent(this));
if (Cons2 == 125)
    begin
        rm.blockl.reg2.f3.write(status, 'h0, .parent(this));
    else
        begin
            rm.blockl.reg3.f8.write(status, 'h0, .parent(this));
        rm.blockl.reg3.f9.readone site(status, reg3 f9 , .parent(this));
    endtask: body
endclass: uvm seq format seq
```

Loops "for" and "while"



For Loop



Outputs generated for "for" loop



UVM based output

```
task body;
       uvm seq seq seq ref ;
       if(!$cast(rm, model)) begin
            `uvm error("RegModel : chipl block","cannot cast an object of type uvm r
       if (rm == null) begin
            'uvm error("chipl block", "No register model specified to run sequence of
           return;
       for ( int i = 0 ; i < 10; i = i + 1 )
       begin
           lvar = test1 ? val1 : val2:
           rm.blockl.regl.fl.write(status, lvar, .parent(this));
           rm.blockl.regl.f2.write(status, 'h555F, .parent(this));
           // Call Sequence :: seq
           seq_ref = uvm_seq_seq::type_id::create("seq_ref") ;
           seg ref.model = model ;
           seq ref.start(m sequencer) ;
   endtask: body
endclass: uvm_seq_loop_seq
```

C based output

```
69
    ☐ int seq loop( int test1 ) {
70
      unsigned int consolidated temp value = 0;
73
      const int vall = 25 ;
      const int val2 = 15 ;
      int i ;
76
      int flag;
      int lvar;
     80
81
82
          consolidated_temp_value = ((lvar << BLOCK1_REG1_F1_OFFSET) & BLOCK1_REG1_F1_MASK) | (~(BLOCK1_REG1_F1_MASK) & consolidated_temp_value);
83
84
          consolidated_temp_value = ((0x555F0000) & BLOCK1_REG1_F2_MASK) | (~(BLOCK1_REG1_F2_MASK) & consolidated_temp_value);
85
          REG WRITE(chip1 block1 reg1 ADDRESS, consolidated temp value);
86
          // Call Sequence :: se
87
          seq(20); //Instantiated the referenced sequence
88
89
90
      return 0;
91
```

Outputs generated for "while" loop

C based output

```
#include <stdbool.h>
int seq_while() {
 unsigned int consolidated temp value = 0;
  const int cons1 = 23;
  int flag;
  int abc[3] = \{1,2,3\};
  int rd tmp = 0 ;
 int dim_rd;
consolidated temp value = ((0x00000170) & BLOCK1 REG2 F7 MASK) | (~(BLOCK1 REG2 F7 MASK) & consolidated temp val
     consolidated temp value = ((BLOCK1 REG2 F7 MASK) & consolidated temp value) | (~(BLOCK1 REG2 F7 MASK) & REG REA
     REG WRITE(chip1 block1 reg2 ADDRESS, consolidated temp value);
     consolidated_temp_value = ((abc[1] << BLOCK1_REG1_F1_OFFSET) & BLOCK1_REG1_F1_MASK) | (~(BLOCK1_REG1_F1_MASK) |
     consolidated_temp_value = ((BLOCK1_REG1_F1_MASK) & consolidated_temp_value) | (~(BLOCK1_REG1_F1_MASK) & REG_REA
     REG WRITE(chip1 block1 reg1 ADDRESS,consolidated temp value);
```




UVM based output

```
uvm status e status;
uvm status e status;
chipl block rm ;
function new(string name = "uvm seq while seq") ;
    super.new(name);
endfunction
const int cons1 = 23 :
int abc[3] = \{1,2,3\};
int rd tmp = 0 ;
task body:
    if(!$cast(rm, model)) begin
        'uvm_error("RegModel : chipl_block", "cannot cast an object of ty
    end
    if (rm == null) begin
        'uvm error ("chipl block", "No register model specified to run se
        return;
                               // While loop
    while (rd_tmp == 23)
    begin
        rm.blockl.reg2.f7.write(status, 'hl7, .parent(this));
        rm.blockl.regl.fl.write(status, abc[1], .parent(this));
    end
```

Properties, Call and Switch





UVM Output



```
task body;
         uvm seq seq seq ref ;
         if(!$cast(rm, model)) begin
              'uvm error ("RegModel : chipl block", "cannot cast an object of type uvm reg sequence to rm");
         end
         if (rm == null) begin
              'uvm_error("chipl_block", "No register model specified to run sequence on, you should specify regmodel by us
             return;
Call sequence
               \ckl.regl.fl.write(status, abc('h00000000), .parent(this), .path(UVM_FRONTDOOR));
         // Call Sequence :: seq
         seq_ref = uvm_seq_seq::type_id::create("seq_ref") ;
         seq ref.model = model ;
                                                                                                   UVM door property
         seq_ref.start(m_sequencer) ;
         rm.blockl.regl.f2.write(status, -32768, .parent(this));
         rm.blockl.regl.f2.writeone_site(status, 32767, .parent(this));
     endtask: body
 endclass: uvm my seq seq
                                   Switching function
```

C Output



```
int my seq(int Argl ,int Arg2) {
      unsigned int consolidated temp value = 0;
64
      const int const1 = 25 ;
65
66
      int flag;
      int Var1 = 23 ;
67
      consolidated_temp_value = ((abc(0x00000000)) & BLOCK1_REG1_F1_MASK) | (~(BLOCK1_REG1_F1_MASK) & consolidated_temp_value);
68
      consolidated temp value = ((BLOCK1 REG1 F1 MASK) & consolidated temp value) | (~(BLOCK1 REG1 F1 MASK) & REG READ(chip1 block1 reg1 ADDRESS));
69
      REG WRITE(chip1 block1 reg1 ADDRESS,consolidated temp value);
70
71
      // Call Sequence :: seq
72
       seg(20); //Instantiated the referenced sequence
      comsolidated temp_value = ((0x8001 << BLOCK1_REG1_F2_OFFSET) & BLOCK1_REG1_F2_MASK) | (~(BLOCK1_REG1_F2_MASK) & consolidated_temp_value);
73
      con plidated temp value = ((BLOCK1_REG1_F2_MASK) & consolidated temp_value) | (~(BLOCK1_REG1_F2_MASK) & REG_READ(chip1_block1_reg1_ADDRESS));
74
      REG RITE(chip1 block1 reg1 ADDRESS,consolidated temp value);
75
      conso dated temp value = ((0x7FFF << BLOCK1 REG1 F2_OFFSET) & BLOCK1_REG1_F2_MASK) | (~(BLOCK1_REG1_F2_MASK) & consolidated_temp_value);
76
77
              ated temp value = ((BLOCK1 REG1 F2 MASK) & consolidated temp value) | (~(BLOCK1 REG1 F2 MASK) & REG READ(chip1 block1 reg1 ADDRESS));
78
               Verial(0x00,address,consolidated temp value,Div25kbps);
      WriteR
79
      return
80
```

Sequence call

After use of switch, function WriteReg_Serial in place of FIELD_WRITE

Use of Macros



Sequences	This sheet describe all the sequ	uence steps(Please don't modify the headers)	
sequence name	ip	description	
seq_macro	Sheet1	{uvm.regmodel=regmap_block.direct_block;uvm.backdo or=true}	
arguments	value	description	
constants	value	description	
float Cons1	-1000	acseription.	-
Cons2	125		
float Cons3	0.005		
float Cons4	0.001		
Cons5	32		
Cons6	32		
variables	value	description	
command	step	value	description
ifdef PLL			Use of macros such as ifdef in the seque
write	reg2.f3	1	
`else			
write	reg2.f3	0	
`endif			
for(i= 0;i <cons6; i="i+1</td"><td></td><td></td><td></td></cons6;>			
write	reg2.f7	0	
!			
write	reg1.f1	0	
write	reg1.f2	0	
◆ Struc	ts simple_sequence	Sheet3 Sequences Sequences1 Site	Loop Macros Form

C Output

UVM Output



```
☐int seq macro() {
 unsigned int consolidated temp value = 0;
 const float Consl = -1000 :
 const int Cons2 = 125 ;
 const float Cons3 = 0.005;
 const float Cons4 = 0.001;
 const int Cons5 = 32 ;
 const int Cons6 = 32 ;
 int i :
 int flag;
                      Macro
#ifdef PLI
     consolidated temp value = ((0x00000001) & BLOCK1 REG2 F3 MASK) | (~(BLOCK1 REG2 F3 MASK) & consolidated temp v
     consolidated temp value = ((BLOCK1 REG2 F3 MASK) & consolidated temp value) | (~(BLOCK1 REG2 F3 MASK) & REG RI
     REG WRITE(chip1 block1 reg2 ADDRESS, consolidated temp value);
      #else
     consolidated_temp_value = ((0x00000000) & BLOCK1_REG2_F3_MASK) | (~(BLOCK1_REG2_F3_MASK) & consolidated_temp_value
     consolidated temp value = ((BLOCK1 REG2 F3 MASK) & consolidated temp value) | (~(BLOCK1 REG2 F3 MASK) & REG RE
     REG WRITE(chip1 block1 reg2 ADDRESS, consolidated temp value);
 #endif
```

```
task body;
   if(!$cast(rm, model)) begin
        'uvm_error("RegModel : chipl_block", "cannot cast an object of type uvm_reg_s
    end
    if (rm == null) begin
        'uvm error ("chipl block", "No register model specified to run sequence on,
        return:
                      Macro
    `ifdef PLL
    rm.direct block.reg2.f3.write(status, 'hl, .parent(this));
    `else
    rm.direct block.reg2.f3.write(status, 'h0, .parent(this));
    `endif
    for ( int i = 0 ; i < Cons6; i = i + 1 )
    begin
        rm.direct block.reg2.f7.write(status, 'h0, .parent(this));
    end
    rm.direct block.regl.fl.write(status, 'h0, .parent(this));
   rm.direct block.regl.f2.write(status, 'h0, .parent(this));
   rm.direct block.reg2.f4.write(status, 'h0, .parent(this));
   rm.direct block.reg2.f5.write(status, 'h0, .parent(this));
endtask: body
```

Structures in ISS



Initialization

1	Structs	This sheet describe all the structs needed for this component(Please don't modify the headers)					
2	struct	size	member	default	description	size_unit	line_length
3	mystr					bit	64
4		32	start_packet	1			
5			data_packet1	2			
6		8	data_packet2	5			
7		16	end_packet	4			
8							
9							
10							

Read/Write using Struct

1	Sequences	This sheet describe all the sequence steps(Please don't modify the headers)		
2	sequence name	ip	description	
3	my_seq	Sheet1		
4				
5	arguments	value	description	
6	mystr str			
7				
8	constants	value	description	
9				
10				
11	variables	value	description	
12				
13				
14	command	step	value	
15	write	TRANSMIT.TXDATA1	str.data_packet2	
16		str.data_packet1	TRANSMIT.TXDATA2	
17	write	TRANSMIT.TXACK	str.data_packet2	
18	write	RECEIVE.RXDATA1	str.start_packet	

C Output



```
#include <stdbool.h>
                                                          Structure access
lint my_seq( mystr *str ) {
 unsigned int consolidated_temp_value = 0;
 int UART_TRANSMIT_TXDATA2;
 int flag UART TRANSMIT TXDATA2;
 int flag;
                                                                                        Struct value write
 int lvar;
 lvar = 0x02 << 25;
 consolidated_temp_value = ((lvar << UART_TRANSMIT_TXDATA__offSET) & UART_TRANSMIT_TXDATA1_MASK) | (~(UART_TRANSMIT_TXDATA1_MASK) & consolidated_temp_value);
 consolidated_temp_value = ((UART_TRANSMIT_TXDATAL_MASK) & consolidated_temp_value) | (~(UART_TRANSMIT_TXDATAL_MASK) & REG_READ(chipl_UART_TRANSMIT_ADDRESS));
 REG_WRITE(chip1_UART_TRANSMIT_ADDRESS,complidated_temp_value);
 UART TRANSMIT TXDATA2 = FIELD READ(chip1 UART TRANSMIT ADDRESS, UART TRANSMIT TXDATA2 MASK, UART TRANSMIT TXDATA2 OFFSET);
 str->word0_bf.data_packet1 = UART_TRANSMIT_TXDATA2;
 consolidated_temp_value = ((str->word0_bf.data_packet2) & UART_TRANSMIT_TXACK_MASK) | (~(UART_TRANSMIT_TXACK_MASK) & consolidated_temp_value);
 consolidated_temp_value = ((UART_TRANSMIT_XACK_MASK) & consolidated_temp_value) | (~(UART_TRANSMIT_TXACK_MASK) & REG_READ(chip1_UART_TRANSMIT_ADDRESS));
 REG_WRITE(chipl_UART_TRANSMIT_ADDRESS,consolidat_temp_value);
 consolidated_temp_value = ((str->word0_bf.start_packet) & UART_k
                                                                        PXDATA1_MASK) | (~(UART_RECEIVE_RXDATA1_MASK) & consolidated_temp_value);
 consolidated_temp_value = ((UART_RECEIVE_RXDATA1_MASK) & consolidated
                                                                               | (~(UART_RECEIVE_RXDATA1_MASK) & REG_READ(chip1_UART_RECEIVE_ADDRESS));
 REG_WRITE(chipl_UART_RECEIVE_ADDRESS,consolidated_temp_value);
 return 0;
                                                                                Struct value read
```

UVM Output



```
class uvm my seq seq extends uvm reg sequence#(uvm sequence#(uvm reg item));
      `uvm_object_utils(uvm_my_seq_seq)
     uvm status e status;
     mystr str;
     chipl_block rm ;
     function new(string name = "uvm_my_seq_seq") ;
         super.new(name);
         str = new();
     endfunction
     task body;
         uvm_reg_data_t TRANSMIT_TXDATA2 ;
         if(!$cast(rm, model)) begin
              `uvm error("RegModel : chipl block","cannot cast an object of type uvm reg sequence to rm");
         end
         if (rm == null) begin
              'uvm error("chipl block", "No register model specified to run sequence on, you should specify regmodel by using property 'uvm.regmodel' in the sequence")
             return;
         end
         rm.UART.TRANSMIT.TXDATA1.write(status, str.data_packet2, .parent(this));
         rm.UART.TRANSMIT.TXDATA2.read(status, TRANSMIT_TXDATA2 , .parent(this));
         str.data_packet1 = TRANSMIT_TXDATA2;
         rm.UART.TRANSMIT VACK.write(status, str.data_packet2, .parent(this));
         rm.UART.RECEIVE.RXDATAL
                                    te(status, str.start_pack
                                                                  parent(this));
     endtask: body
 endclass: uvm my seq seq
```

Struct value write

Struct value read

Text Based ISS



Structures

```
class structures():
    def struct1(self):
        a1 = 3  ## {size = 12}
        b1 = 0  ## {size = 10}
        c1 = 1  ## {size = 10}

def struct2(self):
        a2 = 3  ## {size = 12}
        b2 = 0  ## {size = 10}
        c2 = 1  ## {size = 10}
```

Sequences

```
class sequences():
        def Averaging test (self):
            intf = interface()
                                    ## {}
            nsamples = 0 ## {rand=true; constraint=value<1024}
            someVar = [1,2,3,4,5] ##{}
            main a = 0
            main b = 0
           prev a = 0
            prev b = 0
            ch order = 0
            avg mode = 0
            if (nsamples > 0):
                reg write(b1.avg mode, rand()) ##{uvm door=back}
                if (avg mode):
                    reg write(bl.nsamples,nsamples)
                    reg write (bl.ch order, rand())
                    reg write (bl.dyn sof trig reg, 1)
                    fork join any(
                                    timeout (rand('[500:1000]')),
                                    self.forked seq()
        def forked seg(self):
            intf = interface()
                                    ## ()
            max = 255
                                    ## {}
            wait ('(intf.sl vif.ch a samples == max) || (intf.sl vif.ch b max == max)')
            if (intf.sl vif.ch a samples - max);
               wait (posedge (intf.sl vif.frm rdy a))
                assert(intf.sl vif.ch a error ==1)
            if (sig verify(intf.sl vif.ch b samples, max) ):
                wait (posedge (intf.sl vif.frm rdy b))
                sig write (intf.sl vif.ch b error, 1)
```

Text Based ISS



```
class block1_nsamples():
    name = 'nsamples'
    value = 0
    offset = 0x4
   description - 'this is nsamples in block1'
    def init (self):
        self.fld1 = field('fld1',0,16,0,'this is field one of reg 1','rw','rw')
        self.fld2 = field('fld2',16,16,0,'this is field two','rw','rw')
class block1 avg mode():
    name = 'avg mode'
    value = 0
   offset = 0x4
   description - 'this is avg mode in block1'
    def init (self):
        self.fld1 = field('fld1',0,16,0,'this is field one of reg 1','rw','rw')
        self.fld2 = field('fld2',16,16,0,'this is field two','rw','rw')
class block1 :
    name - 'block1'
    offset = 0x0
    description = 'this is block one'
    def init (self):
        self.nsamples = block1 nsamples()
       self.avg mode = blockl avg mode()
        self.ch order - block1 ch order()
        self.dyn sof trig reg = block1 dyn sof trig reg()
        self.main a = block1 main a()
        self.prev a = block1 prev a()
        self.main b = block1 main b()
        self.prev b = blockl prev b()
```



What is Portable Test and Stimulus Standard (PSS)?



PSS 1.0 Standard ... released in June 2018.

1.1 Purpose

The Portable Test and Stimulus Standard defines a specification for creating a <u>single representation</u> of stimulus and test scenarios, usable by a variety of users across different levels of integration under different configurations, enabling the generation of different implementations of a scenario that run on a variety of execution platforms, including, but not necessarily limited to, simulation, emulation, FPGA prototyping, and post-Silicon. With this standard, users can specify a set of behaviors once, from which multiple implementations may be derived.

- PSS has constructs for
 - Modeling Data flow (Buffers, Streams, States, ...)
 - Modeling Behavior (Actions, Activities, Components, Resource, Pooling, ...)
 - Constraints, Randomization, Coverage, ...
- PSS is useful for high SoC level test scenario creation
- The IP level details are handled using "exec blocks"

PSS Exec blocks



- Exec blocks are a mechanism for PSS tools to call code that they cannot generate from the PSS spec
- Example: Initialization Sequence with a specific order of register writes

20.3.1 Examples

Example 217 shows referencing PSS variables inside a target-template exec block using mustache notation.

```
component top {
    struct S {
        rand int b;
    }
    action A {
        rand int a;
        rand S s1;
        exec body C = """
            printf("a={{a}} s1.b={{s1.b}} a+b={{a+s1.b}}\n");
        """;
    }
}
```

Example 217—DSL: Referencing PSS variables using mustache notation

ISequenceSpec can generate low level sequences



- User does not need to create the "exec block" implementation manually
- ISS will not only generate the PSS "header" for the exec blocks, but also various implementations
 - C
 - SV-UVM
 - Other platforms

```
extend memDesc :: mem_Tx{
    exec body SV = """
        memTx({{regl.address}}, {{regl.data}});
    """;
};

extend memDec :: mem_Rx {
    exec body SV = """
        memRx({{regl.address}});
    """;
};
```

```
extend action mem_Desc::memWrite {
  exec body C = """
    REG32_WRITE({{regl.addr}}, {{regl.data}});
    """;
}

extend action mem_Desc::memRead {
  exec body C = """
    READ32_CHK({{regl.addr}});
    """;
}
```

C Output for Exec block



```
int write32_mem(volatile uint32_t* addr, uint32_t val)
{
    *addr = (uint32_t)(val);
    return 0;
}
int read32_mem_chk(volatile uint32_t* addr, uint32_t exp)
{
    uint32_t rddata = *addr;

    if (rddata != exp) {
        return 1;
    }else{
        return 0;
    }
}
```

SV Output for Exec block

endtask:



```
task memTx(int address, int Data);
       uvm reg my reg;
       uvm_status_e uvm_status;
       if(!$cast(rm, model)) begin
           `uvm_error("RegModel : chipl_block","cannot cast an object of type uvm_reg_sequence to rm");
       end
       if (rm == null) begin
           'uvm error("chipl block", "No register model specified to run sequence on, you should specify regmodel by using property
          'uvm.regmodel' in the sequence")
          return;
       end
       my_reg = rm.default_map.get_reg_by_offset(address);
       my_reg.write(uvm_status, Data); // UVM trnxn Function made by IDS
   endtask:
  task memRx(int address);
          uvm reg my reg;
          uvm status e uvm status;
          uvm reg data t read data;
          if(!$cast(rm, model)) begin
               `uvm error("RegModel : chipl block", "cannot cast an object of type uvm reg sequence to rm");
          end
          if (rm == null) begin
               'uvm error("chipl block", "No register model specified to run sequence on, you should specify regmodel by using property
               'uvm.regmodel' in the sequence")
               return:
          end
          my reg = rm.default map.get reg by offset(address);
          my reg.read(uvm status, read data); // UVM trnxn Function made by IDS
```



Agnisys' Solutions



- IDesignSpec (IDS)
 - Create Models
- ARV-Sim
 - Create Test Sequences & Environment
- ARV-Formal
 - Create Formal Properties and Assertions
- ISequenceSpec (ISS)
 - Create UVM sequences and Firmware routines
- IDS-NextGen
 - Cross-platform HSI Layer Specification
 - Single spec for both Registers and Sequences

ARV-SimTM

ARV-FormalTM

IDesignSpecTM


IDSBatch / IDSWord / IDSExcel / IDSCalc

| ISequenceSpec[™]

IDS-NGTM


IDesignSpec suite





ISequenceSpec suite





Copyright 2SC gn UVM II Rights ResSystemC

Firmware

Verilog for Validation/Emulation

Python, Tcl

Automatic Test Equipment Formats

CSV

Matlab HTML PDF

PSS
Portable Stimulus Standard

Benefits of ISequenceSpec

- Reduce Time and Cost of development
- Eliminate Duplication of sequence implementation
- Improve Quality
- Let ISS do the mundane work of ensuring correctness, while you focus on the algorithms



Resistance to change

- Some may say ...
 - Why do something new when everything is working fine
 - It saves time across teams, reduces development and debug time
 - We love our UVM or C/C++ language don't want to change
 - You can still write in your favorite language, just use the auto generated low level sequences
 - Reduces flexibility
 - But reduces work load as well
- We feel automating sequences is a low hanging fruit
 - Not much risk to it
 - And potential for high Return on Investment



Conclusion



- Today, sequences are at a point where registers were a decade ago
- There are a lot of challenges in dealing with Sequences ...
- ... Also a huge opportunity for automation
- Get it right to get huge productivity gains, get it wrong, and lose a lot of cycles debugging
- Agnisys is leading the drive to automate Sequences





www.agnisys.com

sales@agnisys.com

PH: 1 (855) VERIFY 1 (855) 837-4399

- IDesignSpec™
- ISequenceSpecTM
- IDS NextGenTM
- ARVTM
- DVInsight-Pro™