

Correct by construction SV UVM code with DVinsight - a smart editor



Devender Khari (Presenter)



Neena Chandawale (Host)

Agenda

- Challenges in SV/UVM Development
- Solution along with Demo
- Editing Features
 - Edit inline in the same context (Quick Edit)
 - Multiple edit allowing multiple lines edited together
 - Hinting & suggestions
 - Auto code completion
 - Easy code move
 - Easy commenting
 - Quick search
- Pre-Compiling Features
 - Syntax checking while writing code
 - Built-in UVM linter
 - Automatically checks for past practices
- GUI features & Command interface
 - DVi Console window
 - Links with all popular simulators
 - Multiple split windows to work on multiple files together
 - Vi & Emacs mode
- Benefits



Challenges faced in SV/UVM Development

Hierarchical directory structure of Verification environment

Large number of files scattered all over the hierarchy of directories

Conventional editing is Time Consuming and Confusing


Limited number of simulator licenses

Longer learning curve of new DV engineers

Error free code development besides keeping the development cycle short



Directory hierarchy of a typical verification environment





Editing Features

Edit inline in the same context (Quick Edit)

- Edit different files quickly by opening an insight of files within the same editor window.
- These insights are editable so no chance of getting lost in files.
- Use key shortcut (Ctrl-E) or right click on the scope whose insight is needed and select "Quick Edit" from pop-up menu to see the editable insight.



```
1 ▼ class pic_ctrl_test extends uvm_test;
         `uvm component utils(pic ctrl test)
        pic_ctrl_env env;
        pic_ctrl_block modelinst;
        config object cfg;
        uvm_reg_sequence seq;
 8
        uvm_arv_reset_seq resetseq;
 9
        my_catcher catch = new("catch");
10
        function new(string name,uvm component parent);
11
12
             super.new(name,parent);
13
        endfunction
14
15 V
        function void build_phase(uvm_phase phase);
16
17
            super.build_phase(phase);
18
            cfg = config_object::type_id::create("cfg");
19
            cfg.check(strName);
20
21 V
            if(cfg.model)
                 begin
22
23
                 end
24 ▼
            else
```

```
pic_ctrl_env env;
  5
          pic_ctrl_block modelinst;
          config_object cfg;
x config_pkg.sv:8
  8 ▼
          class config_object extends uvm_object;
              `uvm_object_utils(config_object)
              virtual ambaapb_if ambaapbif;
 10
              pic_ctrl_block model1;
 11
 12
              virtual pic_ctrl_hw_if pic_ctrl_hif;
              pic_ctrl_block model;
 13
 14
 15
              function new(string name="");
 16
                  super.new(name);
              endfunction
 17
              function check(string strName);
 18
              endfunction
 19
 20 endclass
 21 ▼ string replacements[string] = '{ "<" : "&lt;",
          uvm reg sequence seq;
          uvm_arv_reset_seq resetseq;
```

Hinting & Auto completion

- DVi-Hint
 - Provide context sensitive hints and guidance to the user
 - No need to open different files to see name of any member or method.
- Auto code completion
 - Apply code templates when selected from the hint menu.
 - Using code hints like "if else" instead of writing "if" construct, it will do auto completion
 of the template



```
3
         pic_ctrl_env env;
 5
         pic ctrl block modelinst;
 6
         config object cfg;
         uvm reg sequence seq;
 8
         uvm_arv_reset_seq resetseq;
9
        my catcher catch = new("catch");
10
11
         function new(string name,uvm component parent);
             super.new(name,parent);
12
13
         endfunction
14
15 ▼
         function void build phase(uvm phase phase);
16
17
             super.build phase(phase);
18
             cfg = config object::type id::create("cfg");
19
             cf
20
21
                cfg
             it (!uvm_contig_db #(virtual ambaapb_if)::get(this,"","AMBAAPB_IF",cfg.ambaapbif
22 ▼
23
24
                 `uvm fatal("BUILD PHASE", "cannot get ambaapb if from config db")
25
             end
             if(!uvm config db #(virtual pic ctrl hw if)::get(this,"","pic ctrl hif",cfg.pic
26
                 `uvm fatal("BUILD_PHASE", "cannot get pic_ctrl_hif from config_db")
27
28
             end
```

```
super.new(name,parent);
12
         endfunction
13
14
         function void build phase(uvm phase phase);
15 V
16
             super.build phase(phase);
17
18
19
             cfg = config_object::type_id::create("cfg");
20
             cfg.
21
                  ambaapbif
             if
22 ▼
                                        al ambaapb if)::get(this,"","AMBAAPB IF",cfg.ambaapbif)) begin
                  check(strName)
23
                  model
24
                                        E", "cannot get ambaapb if from config db")
25
             end
                  model1
             if(
26
                                        l pic_ctrl_hw_if)::get(this,"","pic_ctrl_hif",cfg.pic_ctrl_hif)
                  new(name)
27
                                        E", "cannot get pic ctrl hif from config db")
                  pic_ctrl_hif
             end
28
29
             uvm reg::include coverage("*",UVM CVR ALL);
30
             modelinst = pic ctrl block::type id::create("pic ctrl");
31
             modelinst.build();
32
33
34
             cfg.model = modelinst:
35
             uvm_config_db #(config_object)::set(null,"uvm_test_top*","cfg",cfg);
36
37
             env = pic ctrl env::type id::create("env",this);
```

```
12
             super.new(name,parent);
        endfunction
13
14
15 V
        function void build phase(uvm phase phase);
16
            super.build phase(phase);
17
18
19
             cfg = config_object::type_id::create("cfg");
            if
20
21
                if
                                     tual ambaapb if)::get(this,"","AMBAAPB IF",cfg.ambaapbif)) be
22 ▼
                if else
23
                if else if
24
                                     ASE", "cannot get ambaapb if from config db")
25
                iff
26
                                     ual pic_ctrl_hw_if)::get(this,"","pic_ctrl_hif",cfg.pic_ctrl_
                ifnone
27
                             _____ASE", "cannot get pic ctrl hif from config db")
28
             end
29
30
            uvm reg::include coverage("*",UVM CVR ALL);
31
            modelinst = pic_ctrl_block::type_id::create("pic_ctrl");
            modelinst.build();
32
33
34
             cfg.model = modelinst;
35
            uvm_config_db #(config_object)::set(null,"uvm_test_top*","cfg",cfg);
```

```
super.new(name,parent);
12
         endfunction
13
14
         function void build phase(uvm phase phase);
15 T
16
             super.build phase(phase);
17
18
             cfg = config_object::type_id::create("cfg");
19
             if()
20 T
               begin
21
22
               end
23 T
            else
24
               begin
25
               end
26
             if (!uvm_config_db #(virtual ambaapb_if)::get(this,"","AMBAAPB_IF",cfg.ambaapbif)) begin
27 ▼
28
                 `uvm fatal("BUILD PHASE", "cannot get ambaapb if from config db")
29
30
             end
31
             if(!uvm_config_db #(virtual pic_ctrl_hw_if)::get(this,"","pic_ctrl_hif",cfg.pic_ctrl_hif))
32
                 `uvm_fatal("BUILD_PHASE", "cannot get pic_ctrl_hif from config_db")
33
             end
34
35
            uvm reg::include coverage("*",UVM CVR ALL);
            modelinst = pic ctrl block::type id::create("pic ctrl");
36
            modelinst.build();
37
```

Multiple edit & Easy code move

- Multiple edit
 - Helps writing same text at multiple lines at the same time
 - Hold "Ctrl" and place cursors on all the locations where editing is needed
 - Release "Ctrl" and start writing
- Easy code move
 - Helps in moving code within the same file without cut+paste
 - Select line to be moved and use (Ctrl + Shift + up/down arrow).
- Indentation
 - Use (Ctrl + `[`) to left indent code
 - Use (Ctrl + `]') to right indent code



```
class pic ctrl test extends uvm test;
         `uvm_component_utils(pic_ctrl_test)
        pic_ctrl_env env;
         pic_ctrl_block modelinst;
        config_object cfg;
        uvm reg sequence seq;
         uvm_arv_reset_seq resetseq;
 9
         my_catcher catch = new("catch");
10
         function new(string name,uvm component parent);
11
             super.new(name,parent);
12
         endfunction
13
14
15 T
         function void build phase(uvm phase phase);
16
             super.build phase(phase);
17
18
             cfg = config object::type id::create("cfg");
19
20 ▼
            if()
21
               begin
22
               end
             else
23 V
               hegin
```

```
class pic_ctrl_test extends uvm_test;
         `uvm_component_utils(pic_ctrl_test)
 3
         local pic_ctrl_env env;
 4
         pic_ctrl_block modelinst;
 5
         local config_object cfg;
 6
         uvm_reg_sequence seq;
         local uvm_arv_reset_seq resetseq;
 8
 9
         local my_catcher catch = new("catch");
10
11
         function new(string name,uvm_component parent);
             super.new(name,parent);
12
         endfunction
13
14
         function void build_phase(uvm_phase phase);
15 V
16
             super.build_phase(phase);
17
18
             cfg = config_object::type_id::create("cfg");
19
20 ▼
             if()
21
               begin
               end
             else
23 T
24
               begin
```

```
local config_object cfg;
 6
        uvm_reg_sequence seq;
 8
        local uvm arv reset seg resetseg;
 9
         local my_catcher catch = new("catch");
10
11
         function new(string name,uvm component parent);
12
             super.new(name,parent);
         endfunction
13
14
15 V
        function void build_phase(uvm_phase phase);
16
17
             super.build phase(phase);
18
19
             cfg = config_object::type_id::create("cfg");
            if()
20 ▼
21
              begin
22
              end
23 ▼
            else
24
               begin
25
               end
26
             if (!uvm_config_db #(virtual ambaapb_if)::get(this,"","AMBAAPB_IF",cfg.ambaapbif)) begin
27 ▼
28
                 `uvm_fatal("BUILD_PHASE", "cannot get ambaapb_if from config_db")
29
```

```
local config object cfg;
 6
        uvm reg sequence seq;
        local uvm arv reset seg resetseg;
 8
 9
         local my catcher catch = new("catch");
10
11
         function new(string name,uvm_component parent);
12
             super.new(name,parent);
         endfunction
13
14
15 V
         function void build phase(uvm phase phase);
16
17
             super.build phase(phase);
18
19
             cfg = config object::type id::create("cfg");
20
21 V
             if (!uvm config db #(virtual ambaapb if)::get(this,"","AMBAAPB IF",cfg.ambaapbif)) begin
22
                 `uvm fatal("BUILD PHASE", "cannot get ambaapb if from config db")
23
24
             end
25 ▼
            if()
              begin
26
27
               end
28 ▼
             else
29
               begin
30
               end
             if(!uvm_config_db #(virtual pic_ctrl_hw_if)::get(this,"","pic_ctrl_hif",cfg.pic_ctrl_hif)) begin
31
                 'uvm fatal("BUILD PHASE", "cannot get pic ctrl hif from config db")
32
33
             end
```

Comments & Quick search

- Easy commenting
 - Helps in commenting code with simple key combination
 - Use (Ctrl + "/") for single line comment on current/selected line
 - Use (Ctrl + Shift + "/") for block line comment on current/selected line
- Quick search
 - Helps in finding words within the file.
 - Just select the word to be searched and it will highlight all the matching words in file
 - Also it will set markers on the scroll bar for positions of search results



```
class pic ctrl test extends uvm test;
        `uvm component utils(pic ctrl test)
 3
 4
        pic ctrl env env;
 5
        pic_ctrl_block modelinst;
 6
        config object cfg;
        uvm reg sequence seq;
 8
        uvm arv reset seg resetseg;
9
        my_catcher catch = new("catch");
10
        function new(string name,uvm component parent);
11
12
             super.new(name,parent);
13
        endfunction
14
15 ▼
        function void build_phase(uvm_phase phase);
16
             super.build phase(phase);
17
18
             cfg = config_object::type_id::create("cfg");
19
20
             if (!uvm_config_db #(virtual ambaapb_if)::get(this,"","AMBAAPB_IF",cfg.ambaapbif)) begin
21 V
22
23
                 `uvm_fatal("BUILD_PHASE", "cannot get ambaapb_if from config_db")
24
             end
```

Pre-Compiling Features

Pre-Compiling Features

- Built-in UVM Linter
 - Helps in writing DV code correct-by-construction
 - Checks UVM rules-based errors early in the development cycle
 - Helps avoiding potential debug challenges saving huge costs
 - Analyze code on save in the context of the environment and report mistakes
 - Automatically checks for compliance with UVM best practices
- Syntax checking on the fly
 - Syntax errors are reported while writing code itself



```
1 ▼ class pic ctrl test extends uvm test;
  DVi-WARN-04 :: All classes in UVM tree should be registered with UVM Factory.
        //`uvm_component_utils(pic_ctrl_test)
 3
 4
        pic ctrl env env;
 5
        pic_ctrl_block modelinst;
 6
        config object cfg;
        uvm reg sequence seq;
        uvm arv_reset_seq resetseq;
 8
 9
        my catcher catch = new("catch");
10
11
        function new(string name,uvm_component parent);
12
             super.new(name,parent);
13
        endfunction
14
15 T
        function void build phase(uvm phase phase);
16
             super.build phase(phase);
17
18
19
             cfg = config_object::type_id::create("cfg");
20
21 V
             if (!uvm_config_db #(virtual ambaapb_if)::get(this,"","AMBAAPB_IF",cfg.ambaapbif)) begin
22
23
                 `uvm fatal("BUILD PHASE", "cannot get ambaapb if from config db")
24
             end
```

```
resetseq = uvm_arv_reset_seq::type_id::create("resetseq",this);
38
39
             resetseq.model = modelinst;
40 ▼
             begin
41
                 string seq name;
42 V
                 if ($value$plusargs("UVM_SEQUENCE=%s",seq_name)) begin
43
                     seq = uvm utils #(uvm reg sequence)::create type by name(seq name,"");
                     if (seq == null) begin
44
                         `uvm fatal("NO SEQUENCE","This env requires you to specify the sequence t
45
46
                     end
47
                 end
48
             end
             seq.model = modelinst;
49
         endfunction
50
51 V
         function void end_of_elaboration_phase(uvm_phase phase);
  DVi-WARN-08 :: It is suggested to call super.end of elaboration phase() on the first line of en
             uvm_report_cb::add(null,catch);
52
             uvm top.print_topology();
53
         endfunction
54
55
56 ▼
         task main_phase(uvm_phase phase);
  DVi-WARN-08 :: It is suggested to call super.main phase() on the first line of main phase
             phase.raise_objection(this);
57
             resetseq.start(env.v seqr);
58
59
             seq.start(env.v_seqr);
60
             phase.drop objection(this);
         endtask
61
```

GUI features & Command interface

GUI features & Command interface

- DVi console window
 - Click on the Console button on right to open console window
 - Use console commands for simulators
- Simulator Link
 - Links with popular simulators, cross reference compile errors in DVinsight
 - Then click on the file names with errors
 - Avoid back and forth between editor & simulator
- Multiple split windows to work on multiple files together
- Vim/Emacs Mode
 - Enables to use vim/emacs key bindings



```
t/test.svh (arv) - DVinsight
 "cannot get ambaapb_if from config_db")
ic_ctrl_hw_if)::get(this,"","pic_ctrl_hif",cfg.pic_ctrl_hif)) begin
 "cannot get pic_ctrl_hif from config db")
,UVM CVR ALL);
ype_id::create("pic_ctrl");
)::set(null,"uvm_test_top*","cfg",cfg);
create("env",this);
:type_id::create("resetseq",this);
SEQUENCE=%s", seq_name)) begin
_reg_sequence)::create_type_by_name(seq_name,"");
QUENCE", "This env requires you to specify the sequence to run using UVM_SEQUENCE=seq_name");
```

```
function void build_phase(uvm_phase phase);

super.build_phase(phase);

if(!uvm_config_db #(config_object)::get(this,"","cfg",cfg)) begin

'uvm_fatal("CONFIG", "config object not found");

DVi Console
```

```
function new(string name, uvm_component parent);
  12 Y
               super new(parent name)
  13
               $display("constructor call here");//dvi ignore
  14
  15
           endfunction
  16
           function void build_phase(uvm_phase phase);
  17 ₹
               super.build_phase(phase);
  18
               con_obj.length=10;
  19
               con_obj print(str)
  20
  21
               cfg = config_object::type_id::create("cfg");
               if (!uvm_config_db #(virtual prop_if)::get(this,"","PROP_IF",cfg.propif)) b
  22 ₹
  23
                    'uvm_fatal("BUILD_PHASE", "cannot get prop_if from config_db")
  24
  25
               end
               if(!uvm_config_db #(virtual Eth_chip_hw_if)::get(this,"","Eth_chip_hif",cfg
  26
  27
                    'uvm_fatal("BUILD_PHASE", "cannot get Eth_chip_hif from config_db")
  28
               end
DVi Console
```

-- Compiling package test_pkg

- ** Error: test/test.svh(13): Arg. 'name' of 'new': Illegal assignment to type 'string' from type 'class | Types are not assignment compatible.
- ** Error: test/test.svh(13): Arg. 'parent' of 'new': Illegal assignment to type 'class uvm_pkg.uvm_comport Types are not assignment compatible.
- ** Error: test/test.svh(20): (vlog-2730) Undefined variable: 'str'.

```
top.sv
      //Agnisys, Inc. **** Copyright 2019 All Rights Reserved.
      ****
     //*** This file is auto generated by IDesignSpec
      (http://www.agnisys.com) . Please do not edit this file. ***
     // created on : 2020-04-06T21:25:00.199+05:30
     // created by
     // generated by : agnis
  7 // generated from : C:\Users\agnis\Desktop\DV-
      insight\interrupt.docx
     // IDesignSpec rev : idsbatch v6.34.0.0
  9
     //*** This code is generated with following settings ***
    // Reg Width
                                 : 32
    // Address Unit
                                 : 8
     // C++ Types int
                                 : hwint
    // Bus Type
                               : APB
 15 // BigEndian
                               : true
     // LittleEndian : true
     // Dist. Decode and Readback : false
 19 ▼ module top;
         import uvm pkg::*;
  20
         import test_pkg::*;
  21
  22
         parameter bus width = 32;
  23
         parameter addr_width = 4;
  24
```

```
top_1.sv
  1 //Agnisys, Inc. ***** Copyright 2019 All Rights Reserved.
      ***
  2 //
  3 //*** This file is auto generated by IDesignSpec
      (http://www.agnisys.com) . Please do not edit this file. ***
  4 // created on : 2020-04-06T21:25:00.199+05:30
  5 // created by :
  6 // generated by : agnis
  7 // generated from : C:\Users\agnis\Desktop\DV-
     insight\interrupt.docx
  8 // IDesignSpec rev : idsbatch v6.34.0.0
    //*** This code is generated with following settings ***
 11 // Reg Width
                     : 32
 12 // Address Unit : 8
 13 // C++ Types int : hwint
 14 // Bus Type
                             : APB
                           : true
 15 // BigEndian
 16 // LittleEndian : true
 17 // Dist. Decode and Readback : false
 19 ▼ module top;
         import uvm pkg::*;
  20
         import test_pkg::*;
  21
  22
  23
         parameter bus width = 32;
         parameter addr_width = 4;
```

```
// User can add the external logic inside the external ids
60
61
62
63
64
        bit clk;
65
        assign pic_ctrl_ambaapb.pclk = clk;
66
        assign pic_ctrl_hw.clk=clk;
        always
68
            #5 clk = ~clk;
69
70
        initial
71
72
            begin
                clk = 1'b0;
73
                uvm_config_db #(virtual ambaapb_if)::set(null, "uvr
74
                uvm_config_db #(virtual pic_ctrl_hw_if)::set(null.
75
                run_test("pic_ctrl_test");
76
            end
78
        //-----Wave Dump----//
79
80
        `ifdef INCA_WAVE_ON
81
        initial
82
83
            $recordvars();
        `endif
84
85
```

```
62
63
64
        bit clk;
65
        assign pic_ctrl_ambaapb.pclk = clk;
66
        assign pic_ctrl_hw.clk=clk;
67
        always
68
            #5 clk = ~clk;
69
70
71
        initial
72
            begin
73
                clk = 1'b0;
                uvm_config_db #(virtual ambaapb_if)::set(null,'
74
                uvm_config_db #(virtual pic_ctrl_hw_if)::set(nu
75
                run_test("pic_ctrl_test");
76
            end
77
78
79
    if()
80
    begin
81
        //-----Wave Dump----//
82
83
        `ifdef INCA_WAVE_ON
84
85
        initial
86
            $recordvars();
        `endif
87
```

Benefits of DVinsight

- Accelerating error-free code development
- Helps shorten the learning curve of new DV engineers
- Ensures compliance with UVM best practices and established standards
- Saves huge cost by early identification of potential debug challenges
- Optimize simulator license usage
- Avoid back and forth between editor & simulator
- And, its FREE! Download today!
- If you need support, you can pay for it (Red Hat Model)





About Agnisys

- The EDA leader in solving complex design and verification problems associated with HW/SW interface
- Formed in 2007
- Privately held and Profitable
- Headquarters in Boston, MA
 - ~1000 users worldwide
 - ~50 customer companies
- Customer retention rate ~90%
- R&D centers (US and India)
- Support centers Committed to ensure comprehensive support
 - Email: support@agnisys.com
 - Phone: 1-855-VERIFYY
 - Response time within one day; within hours in many cases
 - Time Zones (Boston MA, San Jose CA and Noida India)



IDESIGNSPEC™ (IDS) EXECUTABLE REGISTER SPECIFICATION

Automatically generate UVM models, Verilog/VHDL models, Coverage Model, Software model etc.



AUTOMATIC REGISTER VERIFICATION (ARV)

ARV-Sim™: Create UVM Test Environment, Sequences, Verification Plans and instantly know the status of the verification project.

ARV-Formal™: Create Formal Properties and Assertions, and Coverage Model from the specification.



ISEQUENCESPEC™ (ISS)

Create UVM sequences and Firmware routines from the specification.



DVinsight™ (DVi)

Smart Editor for SystemVerilog and UVM projects.



IDS – Next Generation™ (**IDS-NG**)

Comprehensive SoC/IP Spec Creation and Code Generation Tool



