

# Cross platform specification to code generation for IP/SoC with IDesignSpec-NG



Amanjyot Kaur (Host)



Azhar Saifi (Presenter)



Neena Chandawale (Presenter)


### **Agenda**

- Typical Chip design
- Components of typical SoC
- Overview of IDesignSpec<sup>™</sup>
- Challenges of single platform tool
  - Plugin/Add-in
  - Enterprise Features
- Solution IDesignSpec-NextGen
  - Single IDE Tool
- Features and Power of IDE (IDS-NG)
- How to get Started with IDS-NG
- Quick Demo
- Conclusion



### Typical chip design


- Hardware of the SoC is designed by HW team
  - But used by
    - Verification/Emulation team
    - > Firmware team
    - > Validation team
    - > Software team
- How does the software interact with the IPs?
  - Through the Hardware Software Interface (HSI)
- Hardware is at the core and software API is around it
- Device Driver(part of the HSI) are tedious to create
  - They are created in C and Assembly






#### **Components of a typical SoC**

The slaves are programmed by reading/writing to the embedded register





## **IDesignSpec<sup>™</sup> - Centralized Register Design/Verification** from a Golden Spec



#### **IDesignSpec**<sup>™</sup>

#### **Register Design Entry**

- Importing SystemRDL, IP-XACT, CSV, XML, RALF, YAML
- Add-in to Word, Excel, OpenOffice Calc
- Register Templates

#### **Code Generation**

- Synthesizable VHDL/Verilog/SystemVerilog/SystemC, UVM Model, C Headers
- General Properties, RTL Properties, UVM Properties, C/C++ Properties, SV Header Properties
- Parameterization
- Bus Protocols
- Verification Plan
- Batch Utility, Perl, Python



#### IDesignSpec™

#### **Documentation**

- HTML Alt 1, HTML Alt 2, PDF, Custom PDF, Word, SVG
- SoC Datasheet Generation

#### **Special Registers**

- Lock, Alias, Trigger-Buffer, Interrupt registers, Shadow registers, Indirect registers, Counters
- FIFO registers, RO-WO Pair, Paged, Virtual, Multi-Dimensional, RegAlign, Wide, Triple Module Redundancy (TMR)

#### **Advanced Features**

- Clock Domain Crossing, Low Power RTL, Custom Circuitry, Parity/CRC, Power/Performance Circuitry
- Variants, Special Control Signals, SW/HW Access Types
- SystemRDL UDPs
- Velocity Template and TCL-API



#### **Challenges**

- Multiple tools required for different specification formats
  - MS-Word, OpenOffice for Documents
  - MS-Excel, Calc, OpenOffice for Spreadsheets
  - RDL Editor & Compiler for System RDL
  - XML Editors for IPXACT
- Manual and tedious setup of development infrastructure using add-ins, third party tools, home grown scripts, etc.
- Solutions are usually platform specific customized for a specific platform
- Requirement of different tools adds to the licensing expenses
- Dependency on other tools for tracking the larger specification and version control




#### IDesignSpec™-NextGen

- The specialized integrated development environment for large IP/SoC focused on HSI
- Platform independent, available for Windows, Linux and MAC
- Captures registers in multiple views:
  - Register view, Spreadsheet view, Param view and System RDL Editor for registers
  - Sequence view and Python Editor for sequences
- Data saved as text
  - GIT Integration Changes and merges possible
- AI based sequence detection from natural language




#### **Cross platform IDE**




#### **GUI of IDS-NG**



#### **IDS-NG** toolbar






### **Register Outputs**

IDesignSpec-NextGen can generate various configurable register outputs:

- Synthesizable RTLs.
- Verification Methodologies.
- Firmware outputs.
- Documentation level outputs.
- Industry standard outputs.






### Sequence Outputs IDesignSpec - NextGen

IDesignSpec-NextGen can generate multiple configurable sequences outputs:

- Validation outputs
- Verification outputs.
- Firmware outputs.
- ATE outputs.
- Documentation outputs
- PSS outputs.





#### Conclusion

- IDS NextGen is a very powerful IDE which helps generate accurate code for not only just registers but also sequences in one integrated environment.
- It is a cross platform enterprise class product that is an indispensable tool for design, verification, software, firmware and technical documentation teams.
- It reduces the verification time by generating the entire UVM, SV and C output sequences.
- It speeds up the time to market and quality at reduced overall costs.



### **About Agnisys**

- The EDA leader in solving complex design and verification problems associated with HW/SW interface
- Formed in 2007
- Privately held and Profitable
- Headquarters in Boston, MA
  - ~1000 users worldwide
  - ~50 customer companies
- Customer retention rate ~90%
- R&D centers (US and India)
- Support centers Committed to ensure comprehensive support
  - Email: <u>support@agnisys.com</u>
  - Phone: 1-855-VERIFYY
  - Response time within one day; within hours in many cases
  - Time Zones (Boston MA, San Jose CA and Noida India)



#### IDESIGNSPEC™ (IDS) EXECUTABLE REGISTER SPECIFICATION

Automatically generate UVM models, Verilog/VHDL models, Coverage Model, Software model etc.



#### **AUTOMATIC REGISTER VERIFICATION (ARV)**

ARV-Sim™: Create UVM Test Environment, Sequences, Verification Plans and instantly know the status of the verification project.

 $\mathsf{ARV} ext{-}\mathsf{Formal}^\mathsf{TM}$ : Create Formal Properties and Assertions, and Coverage Model from the specification.



#### **ISEQUENCESPEC™ (ISS)**

Create UVM sequences and Firmware routines from the specification.



#### **DVinsight™ (DVi)**

Smart Editor for SystemVerilog and UVM projects.



#### **IDS** – Next Generation™ (IDS-NG)

Comprehensive SoC/IP Spec Creation and Code Generation Tool









### **Bus support in IDesignSpec-NG**

- PROPRIETARY
- AMBA
  - o AXI, AHB, APB, AXILite, AHBLite
- AVALON
- OCP
- WISHBONE
- I2C
- SPI
- TileLink-1.7 & 1.8






### Register view




### Register view

- Additional Features:
  - SW access hinting
  - HW access hinting
  - Property hinting






### **Spreadsheet view**





### **Spreadsheet view – IDesignSpec Template**


Maps IDesignSpec columns to user defined columns





#### Sequence view

- User can write multiple sequences
- Hinting provided for commands and steps
- Multiple sequence files for multiple sequences
- · Auto fill for IP and sequence name on moving to sequence view




#### **Check and Generate**



Starting batch


- Address Calculation & back-annotation on the spec
- Inserts Register Map Table of Content (address, default values , ...)
- Consistency checks and Error Display
  - Detects overlaps
    - > Bit
    - > Register
    - > Regroup
    - > Block
  - Incomplete data
  - Bad/incorrect data
    - > Duplicate / illegal names
    - > Invalid access, incompatible access





#### **Param View**

- Lock specific parameter
- Import YAML
- Edit, delete and add reg through buttons
- Param diff viewer can show previous changes
- Deleted reg can be seen in updated param
- User can add and delete register at a time



### SystemRDL 2.0 Editor

Automatic Indentation and Colorful text

Hint


- Properties and UDP hinting
- Error detection on wrong syntax
- Identify incorrect code


swwel	keyword
swmod	keyword
SW	keyword
swacc	keyword
swwe	keyword
accesswidth	local
signalwidth	keyword
accesswidth	keyword
	Property Hinting

```
DashBoard* | memory_ids.idsng* | mem2.idsng* | memory.rdl* X
                    property module_name {type = string; component = addrmap;};
                                                    loca^ g; component = addrmap;};
                    prop property
                    prop posedge
                                                   keywor (an; component = addrmap;);
                    addr precedence
                                                   keywor
                      mo property
                                                   keywor
                      nai parameter
                                                   keywor
                      de type
                                                    loca
                      de component
                                                    loca
                      ad addrmap
                                                    loca
                      alignment = 4;
               10
                                                                  UDP Hinting
                      external ack=true;
               11
                      sv interface = "struct";
               12
               13 +
                      reg {
Syntax Error
                        name = "SCRATCH";
               14
                        desc = "SCRATCH CSR.";
               15
               16
             17
                        field {} SCRATCH[31:0] = 32'h000000000;
                       SCRATCH @ 0x0000;
                Mismatched input 'field' expecting SEMI
                     reg t
                        name = "EXTERNAL REG 0";
                        desc = "External Register.";
               23
               24
                        field {} EXTERNAL_FIELD[31:0] = 32'h000000000;
                        EXTERNAL REG 0 @ 0x0200;
               26
```

### Python editor


- Automatic Indentation
- Colorful text
- Syntax hinting
- Error detection when incorrect syntax is used
- Identifies incorrect code









### **Import IDS input formats**




#### **Ref IDS Input Formats**



#### **YAML Import for Param View**




### YAML update for Param view



#### YAML code for Param view

fields: Name: avg mode Format : fixdt(0,20,0) Category: EEPROM Default: 0 Bus: SLMS BUS in sl ids diag avg Description: " sdsadasdasdasdas Name: ch order Format: fixdt(0,6,0)Category: EEPROM Default: 0 Bus: SLMS\_BUS\_in\_sl\_ids\_diag\_avg Description: " asdasdasd Name: ch order111 Format: fixdt(0,2,0)Category: EEPROM Default: 0 Bus: SLMS\_BUS\_in\_sl\_ids\_diag\_avg Description: " asdasdasd Name: ch order11 Format: fixdt(0,6,0)Category: EEPROM Default: 0 Bus: SLMS BUS in sl ids diag avg Description: " asdsadasd"




regroup\_2\_reg\_150\_field\_0 regroup\_2\_reg\_150\_field\_0


p 2 reg 150 field 1

regroup 2 reg 150 field 1

### **Git integration**


- Git integration is added for tracking the changes and modifications done in the specification
- It is used for speeding up the process, data integrity and support work-flow
- User can commit and discard the changes
- Branch creation and deletion
- Branch can be merged of pull from remote repository









### **Manage Git branches**








#### **Pull current branch**






#### **Push into Current Branch**






#### Diff and merge

Tool capability to show difference between two and able to merge them into one another.



#### **Diff window**



#### Al based sequence detection in IDS-NG

- Enables to write sequences without memorizing any syntax or keyword.
- Captures validation and verification sequences from their text-based specification written in English language.
- Makes the design efficient by generating automatic C/UVM sequences.
- The minimal architecture ensures wide and accurate predictions with greater inference time



Sequence Properties	Input Sequence Description		sequence_name	Automatic generated sequences	
Description					
Description			Sequence Steps		
Software samples the register Sbcs's field Sbacc and then asserts whether Sbcs register is set to 66666.  Update the field hasel with 0x75676.  Update the value of Sbcs with 0x100.			read Sbcs.Sbacc assert (Sbcs == 66666) write dma_controller.hasel = 0x75676 write Sbcs = 0x100		
If the register Sbcs's bits Sbacc is enabled then wait for 100 time units and then program the value 0x555 on the register dma_controller.  Else if the field Sbacc of Sbcs is set to more than or equal to 10 then clear the register Sbcs and set dma_controller to 0x300.  Else assert if the value of the register Sbcs is equal to 1100 and Upadate register Sbcs with 0x565.			if (Sbcs.Sbacc == 1) {   wait (100)   write dma_controller = 0x555 } else if (Sbcs.Sbacc >= 10) {   write Sbcs = 0   write dma_controller = 0x300 } else{   assert (Sbcs == 1100)   write Sbcs = 0x565 }		
Wait for 100 ti	me unit and then enable a	ll fields of the register Sbcs.	wait (100) write Sbcs = 1		
Initiliaze the register dma_controller with value equal to 0x1100.  Verify if the value of the hasel is high and then if the register dma_controller is set to less than to 0xF then set dma_controller to 0xF.			write dma_controller = 0x1100 assert (dma_controller.hasel == 1) if (dma_controller < 0xF) { write dma_controller = 0xF		



#### Conclusion

- IDS NextGen is a very powerful IDE which helps generate accurate code for not only just registers but also sequences in one integrated environment.
- It is a cross platform enterprise class product that is an indispensable tool for design, verification, software, firmware and technical documentation teams.
- It reduces the verification time by generating the entire UVM, SV and C output sequences.
- It speeds up the time to market and quality at reduced overall costs.



### **About Agnisys**

- The EDA leader in solving complex design and verification problems associated with HW/SW interface
- Formed in 2007
- Privately held and Profitable
- Headquarters in Boston, MA
  - ~1000 users worldwide
  - ~50 customer companies
- Customer retention rate ~90%
- R&D centers (US and India)
- Support centers Committed to ensure comprehensive support
  - Email: support@agnisys.com
  - Phone: 1-855-VERIFYY
  - Response time within one day; within hours in many cases
  - Time Zones (Boston MA, San Jose CA and Noida India)



#### IDESIGNSPEC™ (IDS) EXECUTABLE REGISTER SPECIFICATION

Automatically generate UVM models, Verilog/VHDL models, Coverage Model, Software model etc.



#### **AUTOMATIC REGISTER VERIFICATION (ARV)**

ARV-Sim™: Create UVM Test Environment, Sequences, Verification Plans and instantly know the status of the verification project.

 $\mathsf{ARV} ext{-}\mathsf{Formal}^\mathsf{TM}$ : Create Formal Properties and Assertions, and Coverage Model from the specification.



#### **ISEQUENCESPEC™ (ISS)**

Create UVM sequences and Firmware routines from the specification.



#### **DVinsight™ (DVi)**

Smart Editor for SystemVerilog and UVM projects.



#### **IDS** – Next Generation™ (**IDS-NG**)

Comprehensive SoC/IP Spec Creation and Code Generation Tool



