

Designing IP and Device Driver for RISC-V

Anupam Bakshi CEO

Agnisys, Inc.

Who all are associated with SoC Development?

Typical SoC Development is a High Risk Game!



Requires too many resources – engineers, machines, licenses, ...



Requires too much time




Requires too many steps



Business/
Marketing
specification

Has this ever happened to you?





RTL Designer implements th



Customer gets this!



Customer Requirement



Tech Pub team documents this



Firmware team writes Device Drivers




Software Team develops this

Ways to reduce Time to Market for SoC


- Use proven technology
 - Stand on the shoulders of giants like RISC-V, SiFive
 - Use proven IP
- Use proven methodology
 - Like template based design
- Automate as much as possible
- Eliminate wasteful work
 - Manual work
 - Duplication of work
- Use Single Source of Information
 - Do not duplicate sources of information



Single Source for Information








Solution for IP Design

Specifications can be written in MS Word, MS Excel, LibreOffice or text-based industry standard formats such as SystemRDL, RALF or IP-XACT.



IDesignSpec captures simple as well as special registers, signals, interrupts, and generates synthesizable RTL, UVM model, C/C++ Headers, HTML or PDF.

Synthesizable Verilog, VHDL, SystemC

BUS

UVM Register Model SystemVerilog SystemC RALF eRM C Header C/C++API Perl Python Custom CSV IP-XACT CMSIS-SVD XML/YAML SystemRDL DITA PDF Word docx HTML SoC Datasheet

Tc1/Velocity ; based Custom Outputs


AGNISYS

SVETEM DEVELOPMENT WITH CERTAINTY

DIES	Ticia name	311	1144	ucluult	Description
0:0	polarity	rw	rw		External interrupt polarity for interrupt source ID S: 0: Active-high interrupt 1: Active-low interrupt
1:1	typel	rw	rw		External interrupt type for interrupt source ID S: 0: Level-triggered interrupt 1 Edge-triggered interrupt

Single Spec for CSR

- Word Document
- **Excel Document**
- Desktop Application



😇 iDesignSpec - NextGer

auto_test

test374

test387

B I U S x₂ x² Arial

IDS Register Specification

1.1.1.6

1.1.1.7

1.1.1.9

1.1.1.10

1.1.1.12

1.1.1.13

1.1.1.14

1.1.1.16

1.1.1.18

1.1.1.19

test417.idsng DashBoard test373.idsng direct_regmap_dg.idsng X

component

direct_regmap

eeprom_0

eeprom

eeprom_

eeprom_ eeprom_4

eeprom

eeprom_6

eeprom_

eeprom_8

eeprom_9

eeprom_a

eeprom_b

eeprom_c

eeprom_e

eeprom_f eeprom_10

eeprom_11

▼ 4 ▼ **■ ± 5 ■** | **■** | Formats

Table of Content

0x000000000

0x00000000

0x00000000

0x00000000

0x00000002

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000 0x00000000

0x00000000

Q B H

0x0 - 0x7F

0x0 - 0x1F

0x1

0x2

0x4

0x6

0x8

0x9

0xA

0xB

0xD


0xF

0x11

0x12

Solution for IP Design for RISC-V

- Library
 - Library for standard parts
 - GPIO
 - PWM
 - Timer
 - UART
 - I2C/SPI
 - Highly customizable and configurable
 - Template based approach
 - Register Bus abstraction
 - TileLink, AMBA-AXI, AHB, APB, AHB3LITE, SPI, I2C, OCP, AVALON





GPIO example

• Two stages : Configuration and Customization


Hyper-Parameters

Name	Default	Description	
NUM_GPIO	8	Number of gpio pins	
NUM_SRC	8	Number of input Sources	
USE_BLOCK_EN	True	Use Block Enable	

Hardware Interface

		Signals
name	port type	description
clk	input	Free running clock for gpio block
GPIO[NUM_GPIO-1:0]	inout	Number of pins will be controlled by the parameter NUM_SRC
irq	output	Interrupt port
Bus ports	Input/output	Configured by the user from configuration


Register Map






Solution for Device Driver


- How does the CPU interact with the IPs?
 - Through the Hardware Abstraction Layer (HAL)
- Creating Device Driver is always very tedious
- Device Drive Languages
 - C
 - ASM
- Functionality of the SoC Designed by HW team
 - But used By
 - Verification/Emulation Team
 - Firmware Team
 - Validation Team








Single Source for Information





Types of Sequence





Solution for Device Drive for RISC-V

- Have a single source for Sequences
- Create low level API using a format everyone understands
 - Python
 - Excel
- Generate all artifacts from the source
 - Verification: UVM sequences, PSS
 - Emulation/Prototype : SystemVerilog tasks, Matlab
 - Firmware : C API , RISC-V ASM
 - Validation : C or SV
- Support for a wide range of ISA base and extensions
 - I/E for integer instructions
 - M for multiplication and division
 - C for compact instruction



Single Source configuration of GPIO

- Configuring GPIO registers using Python
- Equivalent Configuration sequences for multiple environments
 - SV-UVM for Verification
 - C for Firmware
 - Portable Stimulus

```
'uvm object utils (uvm gpio cfg seq)
                   int gpio cfg() {
from spec.reg unsigned int consolidated_temp_value = 0;
                   int GPIO REG gpio in;
                   int flag;
class gpio dr. int port_enb = 1 ;
                   int out data = 0xAAAA5555 ;
                   int data in = 0;
     def drive:
           out_d(consolidated temp value = ((port_enb << GPIO_REG_GPIO_PIN_CFG_GPIO_OUT_EN_OFFSET) & GPIO_REG_GPIO_PIN_CFG_GP
                   consolidated temp value = ((GPIO REG GPIO PIN CFG GPIO OUT EN MASK) & consolidated temp value) | (~(GPIO REG
           data REG_WRITE(GPIO_REG_gpio_pin_cfg_ADDRESS,consolidated_temp_value);
           iss.w
                   REG WRITE (GPIO REG gpio out ADDRESS, out data);
           gpio (
                  port enb = 0;
                   consolidated temp_value = ((port_enb << GPIO_REG_GPIO_PIN_CFG_GPIO_OUT_EN_OFFSET) & GPIO_REG_GPIO_PIN_CFG_GP
                   consolidated temp value = ((GPIO REG GPIO PIN CFG GPIO OUT EN MASK) & consolidated temp value) | (~(GPIO REG
                   REG WRITE (GPIO REG gpio pin cfg ADDRESS, consolidated temp value);
                   GPIO REG gpio in= REG READ(GPIO REG gpio in ADDRESS);
                   data in = GPIO REG gpio in;
                   return 0;
```

class uvm_gpio_cfg_seq_extends uvm_reg_sequence#(uvm_sequence#(uvm_reg_item));



Summary



- Single Source Methodology reduces risk
- Reduces Time to Market by 40-60%
- Fully customizable IPs for RISC-V are available

Go to www.agnisys.com to download SW to get started

