

A flexible and customizable flow for IP connectivity and SoC design assembly



Amanjyot Kaur (Host)



Devender Khari (Presenter)

Agenda

- Introduction to SoC assembly
- Challenges faced by SoC design companies
 - Handling complexity, size and performance
 - Driving down the cost
 - Shorter product shelf life
 - Enhancing productivity of design teams
- Challenges faced by SoC design engineers
 - Volume of IPs and their connections
 - Combining automation with flexibility
- SoC design methodology changes for assembly
- Solution: SoC Enterprise[™]
- SoC EnterpriseTM Features
- Demo
- Benefits/Features of SoC Enterprise[™]
- Conclusion






Introduction to SoC assembly

Challenges faced by SoC design industry

Challenges faced by SoC design engineers

SoC design methodology changes for assembly

Introduction to SoC assembly





Challenges faced by SoC design companies

 Increasing demands of design complexity and design performance due to convergence of applications on single device



 Driving down the cost of design and amortize it over several applications for a better ROI



- Shrinking market windows due to shorter product shelf lives
- Boosting the productivity of the design teams significantly to utilize the shorter market window besides lowering the costs



 Solution: methodology changes that can help accelerate assembly of chips and systems through one or multiple forms of automation





Technical challenges faced by SoC designers

- Volume of IPs, their connections in an SoC grows exponentially with size and complexity making it very difficult to handle
 - Typical SoC may contain 500 or more IPs, having an average of 50 ports each leading to 25,000 or more connections



- Using spreadsheets to capture connectivity and generating RTL through scripts has scaling limitation
- Combining automation with flexibility to accommodate changes in subsystems across applications



 Solution: Flexible, customizable and configurable IP and sub-systems generators and SoC assembly tool to handle connectivity of large systems automatically



SoC design methodology changes for assembly

- SoC assembly tools to support architectural level chip assembly
 - Capabilities to create and edit a design on the go through scripts or command line interface
 - Automate the assembly by adding instances in the design, making connections, restructuring, etc.
 - View the resulting schematics for analysis
 - Run checks and generate different output collaterals for design, verification and software teams altogether
- Automatically generate major sub-systems of an SoC design with flexibility to customize and/or configure for accommodating changes
- Using interfaces/structs/bundles for connections reduces the total number of connections to be specified by more than 90%





SoC EnterpriseTM

- A flexible and customizable environment for design assembly
- A commercial tool which is generic, standards compliant (IP-XACT now IEEE 1685-2014) and brings a fresh perspective
- Automatically generates integration logic components and sub-systems leveraging already existing and mature register solution along with SLIP-GTM
- Supports the latest IP-XACT standard and "standard" vendor extensions in addition to RTL and other IDesignSpec[™] supported formats
- Helps create, package, integrate, and reuse IPs and SoC/FPGA



SoC EnterpriseTM features

- Enterprise level SoC development with teams spread around the world
- Smart assembler, as it generates components such as aggregator, bridges, and muxes, as needed
- Supports command mode through text-based APIs and GUI mode fully integrated in IDSNG™
- Can include IPs created from following sources:
 - IPs created by user manually
 - IPs generated by SLIP-G[™]
 - RTL/IP-XACT generated from specifications using IDesignSpec[™]
 - Third party IPs in RTL/IP-XACT format




SoC Enterprise features

- Ability to import/export RTL
- Ability to define user defined properties, which can be used by generators
- Flexibility to abstract ports to efficiently capture connections
- Ability to easily specify tie-offs, intentional opens and other special cases, where needed
- Ability to easily reconfigure an IP as needed or update the current version with a later version
- Support for interface to internal tools and other third-party tools
- Built in design rule checks to validate design connectivity before generating RTL
- Flexibility to add custom design rule checks for users
- Support for flexibly generating documentation






Auto generation of integration logic in SoC EnterpriseTM – bus aggregators






Auto generation of integration logic in SoC EnterpriseTM – bus bridges





Auto generation of integration logic in SoC EnterpriseTM – mirrored block (customizable)





```
press 'soce' to run soce command
SoCE shell activated
help -all for all help
help -create for create command
help -read for read command
help -add for add command
help -connect for connect command
help-promote for promote command
help-generate for generate command
-type /
  -target <target-block-name> | -target inst <target-instance-name> required when type is block
  -source <source-block-name> | -source inst <source-instance-name> required when type is block
 [-ports <port-list>
  -bus <bus-name>
```







DashBoard run_sample.tcl X Graph


 $iread - file \{"F:\Work\SoCEnterprise\SoCEnterprise_Demo_May_21\sample\ips\Simple\Properties_ipxact.xml" "F:\Work\SoCEnterprise\SoCEnterprise_Demo_May_21\sample\ips\timer.v" "F:\Work\SoCEnterprise_Demo_May_21\sample\ips\timer.v" "F:\Work\SoCEnterprise_Demo_May_21\sample\ips\timer.v" "F:\Work\SoCEnterprise_Demo_May_21\sample\ips\timer.v" "F:\Work\SoCEnterprise_Demo_May_21\sample\timer.v" "F:\Work\SoCEnterprise_$

```
create -type block -name block1_top -top
 add -target block1_top -name Chip1model_ids -inst Chip1model_ids_inst
 add -target block1_top -name ahb_master -inst ahb_master_inst
 add -target block1_top -name gpio_ids -inst gpio_ids_inst
 add -target block1_top -name timer_ids -inst timer_ids_inst
 add -type port -target block1_top -bus ahb -ports {p1:input p2:input p3:output:[0:2] p4:input }
 connect -target "block1_top.p1" -source_inst "timer_ids_inst.irg"
connect -target_inst "gpio_ids_inst.status_fld_in" -source_inst "timer_ids_inst.counter_F1_r"
 connect -target "block1_top" -source_inst "timer_ids_inst" -bus apb
 promote -unconnected -source_inst timer_ids_inst -target block1_top
 connect -target "block1_top" -source_inst "timer_ids_inst"
generate -out "F:\Work\SoCEnterprise\SoCEnterprise_Demo_May_21\out"
graph
```










DashBoard run.tcl X Graph outputs #21 May run.tcl iread -file {"F:\Work\SoCEnterprise\soce_demo_18May\sample3\TopLevel\outputs\aes_csr.v" "F:\Work\SoCEnterprise\soce_demo_18May\sample3\TopLevel\outputs\aesd_secure_csr.v" sample create -type block -name HFC INST -top sample3 add -target HFC_INST -name aes_csr_ids -inst aes_csr_ids_inst add -target HFC_INST -name aesd_secure_csr_ids -inst aesd_secure_csr_ids_inst ☐ TomcatTopLevelFB add -target HFC INST -name aese secure csr ids -inst aese secure csr ids inst run.tcl add -type port -target HFC_INST -bus apb connect -target HFC INST -source inst aesd secure csr ids inst -bus apb connect -target HFC_INST -source_inst aese_secure_csr_ids_inst -bus apb connect -target HFC_INST -source_inst aes_csr_ids_inst -bus apb promote -unconnected -source_inst aesd_secure_csr_ids_inst -target HFC_INST connect -target HFC_INST -source_inst aes_csr_ids_inst iread -file {"F:\Work\SoCEnterprise\soce demo 18May\sample3\TopLevel\outputs\dec csr.v" "F:\Work\SoCEnterprise\soce demo 18May\sample3\TopLevel\outputs\enc csr.v"} create -type block -name NBC_INST -top add -target NBC_INST -name dec_csr_ids -inst dec_csr_ids_inst add -target NBC_INST -name enc_csr_ids -inst enc_csr_ids_inst add -type port -target NBC_INST -bus apb connect -target NBC_INST -source_inst dec_csr_ids_inst -bus apb connect -target NBC_INST -source_inst enc_csr_ids_inst -bus apb promote -unconnected -source inst enc csr ids inst -target NBC INST connect -target NBC_INST -source_inst enc_csr_ids_inst create -type block -name TOP_APB -top add -target TOP_APB -name HFC_INST -inst HFC_INST_inst add -target TOP_APB -name NBC_INST -inst NBC_INST_inst add -type port -target TOP_APB -bus apb connect -target TOP_APB -source_inst HFC_INST_inst -bus apb connect -target TOP_APB -source_inst NBC_INST_inst -bus apb generate -out "F:\Work\SoCEnterprise\soce_demo_18May\sample3\out_complex"










SoC EnterpriseTM benefits

- Easier handling of complex and large SoC designs through Tcl like scripts and GUI
- On-the-fly generation
 - IPs and sub-systems are automatically generated with support for customization and configuration
- Boosting productivity of SoC design teams significantly leading to faster time-to-market for competitive advantage
- Reduces SoC design and development cost significantly
- Combines all the benefits of IDesignSpec[™] and SLIP-G[™]





Conclusion

- Complexity in SoC design and assembly can be handled by using automation at architectural level
- Effective IP (including sub-systems) reuse is possible if the IP generators are flexible, customizable, and configurable
- Its not just about RTL reuse reuse must also happen in firmware and software
- Invest in tools and flows that help in the SoC design, assembly and generation of not only the RTL but also the collaterals for verification, software, and firmware
- Agnisys can help: IDesignSpec[™], SoC Enterprise[™], SLIP-G[™], ARVV[™], ISequenceSpec[™]



Agnisys Webinar Series

BRINGING THE LATEST AUTOMATION IN IP/FPGA/SOC TO YOUR HOME!

Time: 10:00 AM – 11:00 AM PDT					
08-April-2020	Correct by construction SV UVM code with DVinsight - a smart editor	30-April-2020	Advanced UVM RAL - callbacks, auto- mirroring, coverage model, and more	28-May-2020	Steps to setup RISC-V based SOC Verification Environment
09-April-2020	Creating portable UVM sequences with ISequenceSpec	7-May-2020	Functional safety and security in embedded systems	04-June-2020	Automatic verification using Specta -AV - a boost to verification productivity
16-April-2020	Register automation from SystemRDL to PSS - Basic to Pro	14-May-2020	IP generators - the next wave of design creation	11-June-2020	Al based sequence detection for verification and validation of IP/SoCs
23-April-2020	Cross platform specification to code generation for IP/SoC with IDS-NG	21-May-2020	A flexible and customizable flow for IP connectivity and SoC design assembly	18-June-2020	Understanding clock domain crossings



About Agnisys

- The EDA leader in solving complex design and verification problems associated with HW/SW interface
- Formed in 2007
- Privately held and profitable
- Headquarters in Boston, MA
 - ~1000 users worldwide
 - ~50 customer companies
- Customer retention rate ~90%
- R&D centers (US and India)
- Support centers committed to ensure comprehensive support
 - Email : <u>support@agnisys.com</u>
 - Phone: 1-855-VERIFYY
 - Response time within one day; within hours in many cases
 - Multiple time zones (Boston MA, San Jose CA and Noida India)





IDESIGNSPEC™ (IDS) EXECUTABLE REGISTER SPECIFICATION

Automatically generate UVM models, Verilog/VHDL models, coverage model, software model, etc.



AUTOMATIC REGISTER VERIFICATION & VALIDATION (ARVV)

ARV-Sim[™]: Create UVM test environment, sequences, and verification plans, and instantly know the status of the verification project

 $\mathsf{ARV} ext{-}\mathsf{Formal}^\mathsf{TM}$: Create formal properties and assertions, and coverage model from the specification



ISEQUENCESPEC™ (ISS)

Create UVM sequences and firmware routines from the specification



DVinsight™ (DVi)

Smart editor for SystemVerilog and UVM projects



IDS – Next Generation™ (**IDS-NG**)

Comprehensive SoC/IP spec creation and code generation tool