

### **Advanced UVM RAL**



Neena Chandawale (Host)



Nitin Chaudhary (Presenter)

# **Agenda**

- Verification Challenges
- UVM RAL
  - Overview
  - Access API
  - Constructing a Register Model
  - Integrating a Register Model
- Coverage Model
  - Customizing auto generated coverage
  - Cross Coverage
- UVM Callbacks
- Auto Mirroring
- UVM HDL PATHS
- Handling Constraints in UVM
- UVM IDS properties



## **Verification Challenges**

- Managing Complexity
  - Reuse
    - Across industry Standards
    - Across user groups EDA tools
    - Across projects IPs, VIPs
    - Across levels Block, sub system, SoC
- Manual coding which causes:
  - errors
  - time consuming
  - resource consuming
- No standard way of capturing the information
  - Different way of capturing information by various teams
  - Various coding styles and design intent



# **UVM RAL**



### **Overview**

- UVM RAL provides a standard base class libraries that enable users to implement the objectoriented model to access the DUT registers and memories
- UVM provides the best framework to achieve coverage-driven verification (CDV)
- UVM RAL provides a set of base classes and methods with a set of rules which easies the effort required for register access
- The UVM register layer classes are used to create a high-level, object-oriented model for memory-mapped registers and memories in a design under verification (DUV)



### **Access API**

### write()/read()

- Physical write/read transactions is executed on DUT
- Mirrored value is then updated

### poke()/peek()

- Write/read directly to the register, bypassing the physical interface
- Mirrored value is then updated

### set()/get()

Write/read directly to the desired value, without accessing the DUT


### update()

- If desired value is different from mirrored value, update method invokes write method
- Hence the mirrored value is updated

### mirror()

- mirror method invokes read() method to update mirrored value
- Mirror can also compare the readback value with the current mirrored value before updating it





### Features and Benefits of UVM RAL

- UVM RAL provides high-level abstraction for reading and writing DUT registers. i.e, registers
  can be accessed with its names
- It provides a register test sequence library containing predefined test cases these can be used to verify the registers and memories
- Register layer classes support front-door and back-door access
- Design registers can be accessed independently of the physical bus interface. i.e by calling read/write methods



## **UVM RAL using IDesignSpec<sup>TM</sup>**

- An instance of a register block is a register model, which may contain any number of registers, register files, memories, and other blocks
- Each register file contains any number of registers and other register files. Further, each register contains any number of fields, which mirror the values of the corresponding elements in hardware
- For each element in a register model—field, register, register file, memory or block—there is
  a class instance that abstracts the read and write operations on that element




# IDesignSpec<sup>TM</sup> Register Specification



Consider the following example of a register defined inside the block

### **IDSWord:**



### RDL:

```
addrmap IDS_block {
  reg IDS_reg_A {
    desc = "Sample register of block IDS_block";
    field {
     desc = "Field for the register IDS_reg_A with the reset
    value'hA";
     hw = rw;
     sw = rw;
     }IDS_fld[31:0] = 32'hA;
  };
  IDS_reg_A IDS_reg_A;
};
```



# **UVM** Register model hence generated

```
: IDS_block_block
`ifndef CLASS IDS block block
'define CLASS IDS block block
class (IDS block block extends uvm reg block;
    'uvm object utils(IDS block block)
    rand IDS_block_IDS_reg_A IDS_reg_A;
    // Function : new
   function new(string name = "IDS block block");
        super.new(name, UVM NO COVERAGE);
    endfunction
    // Function : build
    virtual function void build();
        //IDS REG A
       IDS reg A = IDS block IDS reg A::type id::create("IDS reg A");
        IDS reg A.configure(this, null, "IDS reg A");
        IDS reg A.build();
        //define default map and add reg/regfiles
        default map= create map("default map", 'h0, 4, UVM BIG ENDIAN, 1);
        default map.add reg( IDS reg A, 'h0, "RW");
        lock model();
    endfunction
endclass : IDS block block
`endif
```

```
: IDS block IDS reg A
Description : Sample register of block IDS_block
`ifndef CLASS IDS block IDS reg A
'define CLASS IDS block IDS reg A
class IDS block IDS reg A extends uvm reg;
    'uvm object utils (IDS block IDS reg A)
   /*Field for the register IDS reg A with reset value of 'hA*/
   rand uvm_reg field(IDS fld;)
    // Function : new
    function new(string name = "IDS block IDS reg A");
        super.new(name, 32, build coverage(UVM_NO_COVERAGE));
       add coverage (build coverage (UVM NO COVERAGE));
    endfunction
    // Function : build
    virtual function void build();
        this.IDS fld = uvm reg field::type id::create("IDS fld");
       this.IDS fld.configure(this, 32, 0, "RW", 0, 32'dl0, 1, 1, 0);
    endfunction
endclass
`endif
```



# Constructing a Register Model




## Register

1.1.	1 ids_reg			ids_re	g						F	Reg				0	x00	000	0x0	000	18
	offset			externa	al								def	ault					0x1		
block	(@name='block	name'l/se	ction[@	name='reo	file'1/r	eal@	බna	me:	ids:	s re	ea'l										
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(Wilding blook		0011[@	,1101110 109		vare	9,		100		, B 1										
31 3	30 29 28 27 26	25 24 23	22 21 2	20 19 18 1	17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
bits	name	s/w	h/w	default							d	esc	ript	ion							
0	EVNTSTMP	rw	ro	1	An event stamp has occurred and put into the circular event buffer																
1	SPDALRM	rw	ro	0x0	1= speed is faster then set speed, used to alert the rider																
2	BTLOW	rw	ro	0x0	1= when battery level is below 10%																
3	CLBRNDNE	rw	ro	0x0	1= when auto-calibration completed																
4	CLBRNFLR	rw	ro	0x0	1= when auto-calibration cycle failed to calibrate																
5	ABRTDNE	rw	ro	0x0	1=abo					ete	d an	nd b	oloc	k is	re	ady	to	set	up a	aga	in

```
class block name reg file ids reg extends uvm reg
rand uvm reg field EVNTSTMP;
rand uvm reg field SPDALRM;
rand uvm reg field BTLOW;
rand uvm reg field CLBRNDNE;
rand uvm reg field CLBRNFLR;
rand uvm reg field ABRTDNE;
 function new(string name = "block name reg file ids reg");
    super.new(name, 32, build coverage(UVM NO COVERAGE));
add coverage (build coverage (UVM NO COVERAGE));
 endfunction
 virtual function void build();
   this.EVNTSTMP = uvm reg field::type id::create("EVNTSTMP");
   this.SPDALRM = uvm reg field::type id::create("SPDALRM");
   this.BTLOW = uvm reg field::type id::create("BTLOW");
   this.CLBRNDNE = uvm reg field::type_id::create("CLBRNDNE");
   this.CLBRNFLR = uvm reg field::type id::create("CLBRNFLR");
   this.ABRTDNE = uvm reg field::type id::create("ABRTDNE");
   this.EVNTSTMP.configure(this, 1, 0, "RW", 0, 'dl, 1, 1, 0);
   this.SPDALRM.configure(this, 1, 1, "RW", 0, 'd0, 1, 1, 0);
   this.BTLOW.configure(this, 1, 2, "RW", 0, 'd0, 1, 1, 0);
   this.CLBRNDNE.configure(this, 1, 3, "RW", 0, 'd0, 1, 1, 0);
   this.CLBRNFLR.configure(this, 1, 4, "RW", 0, 'd0, 1, 1, 0);
   this.ABRTDNE.configure(this, 1, 5, "RW", 0, 'd0, 1, 1, 0);
 endfunction
`uvm_object_utils(block_name_reg_file_ids_reg)
endclass
```



## **Register Group**



```
End RegGroup
```

```
regfile {
    reg reg_array {
        regwidth = 32;
        field {
            sw = rw;
            hw = r;
        }Fld_1[7:0] = 8'h0;
    };
    reg_array reg_array;
} reg_grp[20];

AGNISYS
```

```
class IDS block reg grp extends uvm reg file;
    'uvm object utils(IDS block reg grp)
    rand IDS block reg grp reg array reg array;
    // Function : new
    function new(string name = "IDS_block_reg_grp");
        super.new(name);
    endfunction
    // Function : build
   virtual function void build();
       //create
       reg array = IDS block reg grp reg array::type id::create("reg array");
       //config
       reg array.configure(get_block(), this, "reg_array");
       //build
       reg array.build();
    endfunction
    virtual function void map(uvm reg map mp, uvm reg addr t offset);
       //add reg and regfiles
       mp.add reg(reg array, offset + 'h0, "RW");
    endfunction
   virtual function void set offset(uvm reg map mp, uvm reg addr t offset);
        reg array.set offset(mp, offset + 'h0);
    endfunction
endclass
```

## **Memory**

1.2 Dma_mem			Dma_mem		Memory		0x2000, 0x2004	
offset	'h2000	depth	256	width	32	default	32'h0	

```
class Block1 Dma mem Dma mem extends(uvm mem)
                                                                          RDL:
    'uvm object utils (Blockl Dma mem Dma mem)
                                                                          addrmap IDS block {
   // Function : new
    function new(string name = "Block1 Dma mem Dma mem");
                                                                            mem Dma mem {
        super.new(name, 'h100, 32, "RO", UVM NO COVERAGE);
    endfunction
                                                                               mementries = 256;
endclass
                                                                               memwidth = 32
class Blockl block extends uvm reg block;
    'uvm object utils(Blockl block)
   rand Blockl Dma mem Dma mem Dma mem;
                                                                            Dma mem Dma mem @0x2000;
    // Function : new
    function new(string name = "Block1 block");
                                                                          };
        super.new(name, UVM NO COVERAGE);
    endfunction
   // Function : build
   virtual function void build();
        //DMA MEM
        Dma mem = Blockl Dma mem Dma mem::type id::create("Dma mem");
        Dma mem.configure(this, "Dma mem");
        //define default map and add reg/regfiles
        default map= create map("default map", 'h0, 4, UVM BIG ENDIAN, 1);
        default map.add mem(Dma mem, 'h2000);
        Dma mem.clear hdl path();
        Dma mem.add hdl path slice("Dma mem Dma mem", 0, 32);
        lock model():
    endfunction
endclass : Blockl block
```



### **Block**

1 IDS_block	IDS_block	Block	0x0
offset	external	size	

```
RDL:
class IDS_block_block extends uvm_reg_block;
    'uvm object utils(IDS block block)
                                                                                                         addrmap IDS_block {
    rand IDS_block_reg_file reg_file[4];
                                                                                                            regfile reg file {
    // Function : new
    function new(string name = "IDS_block_block");
                                                                                                              reg Reg1 {
        super.new(name, UVM NO COVERAGE);
                                                                                                                 field {
    endfunction
    // Function : build
                                                                                                                 fld[31:0] = 31'h0;
   virtual function void build();
        //REG FILE
        foreach (reg_file[reg_file_i])
                                                                                                               Reg1 Reg1;
        begin
            reg_file[reg_file_i] = IDS_block_reg_file::type_id::create($sformatf("reg_file['h%0x]",
                                                                                                            reg_file reg_file[4]';
            reg file i));
            reg_file[reg_file_i].configure(this, null, $sformatf("reg_file['h%0x]", reg_file_i));
            reg file[reg file i].build();
        end
        //define default map and add reg/regfiles
        default map= create map("default map", 'h0, 4, UVM BIG ENDIAN, 1);
        foreach (reg file[reg file i])
        begin
            reg_file[reg_file_i].map(default_map, 'h0 + reg_file_i * 'h54);
        end
        lock model();
    endfunction
endclass : IDS_block_block
```



### **UVM Testbench Environment Class**

 The testbench environment class is architected to provide a flexible and extendable verification component.

 After the testbench environment is setup, the testbench is created, where these classes are used. Testbench program collects all the files in the Environment.

```
`include "apb.sv"
                                           // Include APB Bus interface
`include "uvm top DUV.sv"
                                          // Include TOP level DUV
`include "uvm seqlib.sv"
                                          // Include Register Sequence Classes
`include "ids/IDS blk.regmem.sv"
                                          // Include IDS generated Register Model
import IDS blk regmem pkg::*;
                                           // Import the Package containing Register Model Classes
                                           // testbench "tb" program
program tb;
`include "uvm env.sv"
                                           //Include the Testbench Environment Class
. . . . . .
endprogram
```



# Coverage Model in UVM



## **Coverage Model in UVM**

- UVM register library class do not include any coverage model, it provide necessary APIs to control instantiation and sampling of various coverage models
- Predefined Functional Coverage Type Identifiers

Identifier	Description
UVM_NO_COVERAGE	No coverage models
UVM_CVR_REG_BITS	Coverage models for the bits read or written in registers
UVM_CVR_ADDR_MAP	Coverage models for the addresses read or written in an address map
UVM_CVR_FIELD_VALS	Coverage models for the values of fields
UVM_CVR_ALL	All coverage models



## **Coverage Model Sampling**

- By default, coverage model are not included in a register model when it is instantiated
- To include use method uvm\_reg::include\_coverage()
  - Example: uvm\_reg::include\_coverage("\*", UVM\_CVR\_REG\_BITS + UVM\_CVR\_FIELD\_VALS);
- Also sampling for a coverage model is implicitly disabled by default. To turn the sampling on use:
  - uvm\_reg\_block::set\_coverage() For Block
  - uvm\_reg::set\_coverage() For register
  - uvm\_mem::set\_coverage() For Memory



## **Defining UVM Coverage**


- UVM Register Model has its default coverage types i.e. fields, bits and address-map coverage types.
- User can also control, what type of coverage code should be generated for any particular register or block.
- IDesignSpec (IDS) automatically generate the coverage code for all the components inside the top-level block.
- The following covergroups are generated in the register model for different coverage types:

Coverage types	covergroups generated
a	cg_addr
Ь	rd_cg_bits
	wr_cg_bits
f	rd_cg_vals
	wr_cg_vals
on (is equivalent to"abf")	cg_addr ( on block/memory) rd_cg_bits and/or wr_cg_bits(on register) rd_cg_vals and/or wr_cg_vals(on register)
off	-



# Register having 'coverage=on/bf'





# Memory having 'coverage=on/a'




1.1 Mem1		Mem1		Memory		0x0, 0x4
offset	depth 256	width 3	32	default	0	
{coverage=on}						

```
class IDS block Meml Meml extends uvm mem;
    'uvm object utils(IDS block Meml Meml)
    local uvm reg addr t m offset;
    covergroup cg addr;
        Meml : coverpoint m offset
            bins FIRST = \{[0:252]\};
            bins SECOND = \{[256:508]\};
            bins THIRD = \{[512:764]\};
            bins FOURTH = {[768:1020]};
    endgroup
    // Function : new
    function new(string name = "IDS block Meml Meml");
        super.new(name, 'h100, 32, "RO", build coverage(UVM CVR ADDR MAP
        ));
        if (has coverage (UVM CVR ADDR MAP)) begin
            cg addr= new();
        end
    endfunction
    protected virtual function void sample (uvm reg addr t offset, bit
    is read, uvm reg map map);
        if (get coverage(UVM CVR ADDR MAP)) begin
            m offset = offset;
            cg addr.sample();
        end
    endfunction
endclass
```



# Block having 'coverage=on/a'





### **Cross Coverage**

- Cross Coverage is specified between the cover points or variables. It is specified using the "cross" construct
- Verifying complex systems it is important that combination of functional points are verified
- A cross is defined to track the value of two or more coverpoints as a group:

Syntax:

CrossAB: **cross** a,b;



### **Cross Coverage**

#### **RDL**:


```
addrmap IDS_block {
 coverage = "on";
 cross = "Reg1.Fld1:Reg2.Fld2";
 reg Reg1 {
  field {
    hw = rw;
    sw = rw;
   FId1[15:0] = 16'h0;
 reg Reg2 {
  field {
    hw = rw;
    sw = rw;
   Fld2[15:0] = 16'h0;
 Reg1 Reg1;
 Reg2 Reg2;
```

```
AGNISYS
SYSTEM DEVELOPMENT WITH CERTAINTY
```

```
class IDS block block extends uvm reg block;
    `uvm_object_utils(IDS_block_block)
    rand IDS block Regl Regl;
    rand IDS block Reg2 Reg2;
    local uvm reg addr t m offset;
    covergroup cg addr;
        Regl : coverpoint m offset
            bins hit = { 'h0};
        Reg2 : coverpoint m offset
            bins hit = { 'h4};
    endgroup
    covergroup cross_covergroup;
        Regl Fldl: coverpoint Regl.Fldl.value[15:0];
       Reg2 Fld2: coverpoint Reg2.Fld2.value[15:0];
        cross_Regl_Fldl_Reg2_Fld2: cross Regl_Fld1,Reg2_Fld2;
    endgroup
    // Function : new
    function new(string name = "IDS block block");
        super.new(name, build coverage(UVM CVR ADDR MAP));
        if (has_coverage(UVM_CVR_ADDR_MAP)) begin
            cg addr = new();
            cross_covergroup = new();
        end
```

# Look-Up Table (LUT's)


 As LUT's contains important functional details of the design, creating cover points for their values help ascertain that all possible values are covered in the verification run.



```
class coverage collector extends uvm component;
    'uvm component utils (coverage collector)
    washer block rm;
   virtual controller if washer controller if;
    covergroup statusreg avg analysis;
        currentstate: coverpoint rm.statusreg.currentstate.get{
        bins START = \{0\};
        bins RINSE = \{1\};
        bins SPIN = \{2\};
        bins DRY = {3};
        bins DONE = \{4\};
        error: coverpoint rm.statusreg.error.get{
        bins START = { 'b0000};
        bins RINSE = { 'b001};
        bins SPIN = { 'b010};
        bins DRY = {'b011};
        bins DONE = {'bl00};}
        cross current state error : cross currentstate, error;
    endgroup
```



## **Customized Auto-generated coverage**



- Callback is a mechanism which is used for altering the behavior of component without modifying the component
- Developer of the component class defines a set of "hook" methods that enable users to customize certain behaviors of the component in a manner that is controlled by the component developer
- The integrity of the component's overall behavior is intact, while still allowing certain customizable actions by the user
- The uvm\_callbacks class provides a base class for implementing callbacks



- Use Case: Aliased Register
  - Aliased registers are registers that are accessible from multiple addresses in the same address map
  - It is possible a register that contains a field that is RW when accessed via one address, but RO when accessed via another.
  - It would require two register types: one with a RW field and another one with a RO field



```
RDL:
addrmap SpecialRegs {
    reg Reg1 {
        field {
            hw = rw;
            sw = rw;
        }Field1[31:0] = 32'h0;
    };
    Reg1 Reg1;
    alias Reg1 Reg1 Reg2;
    Reg2 ->sw = r;
};
```

```
AGNISYS

SYSTEM DEVELOPMENT WITH CERTAINTY
```

```
class(SpecialRegs Reg) extends uvm reg;
    'uvm object utils(SpecialRegs Regl)
    rand uvm reg field Fieldl;
    // Function : build
    virtual function void build();
        this.Fieldl = uvm_reg_field::type_id::create("Fieldl");
        this.Fieldl.configure(this, 32, 0, "RW", 0, 32'd0, 1, 1, 0);
    endfunction
endclass
class &pecialRegs Reg2 extends uvm reg;
    'uvm object utils(SpecialRegs Reg2)
    rand uvm reg field Fieldl;
    // Function : build
    virtual function void build();
        this.Fieldl = uvm reg_field::type_id::create("Fieldl");
        this.Fieldl.configure(this, 32, 0, "RO", 0, 32'd0, 1, 1, 0);
    endfunction
endclass
```

 The aliasing functionality must be provided in a block level class that links the two register type instances

```
class Alias cb extends uvm reg cbs;
    local uvm reg field m toF;
    function new(string name, uvm_reg_field toF);
         super.new(name);
        m toF = toF;
    endfunction
    virtual function void post predict(input uvm reg field fld,
         input uvm_reg_data_t previous,
         inout uvm reg data t value,
         input uvm predict e kind,
         input uvm path e path,
         input uvm reg map map);
        if (kind == UVM_PREDICT_WRITE && path == UVM_FRONTDOOR) begin
    void'(m_toF.predict(value, -1, UVM_PREDICT_DIRECT, path, map));
         end
    endfunction
endclass
```



In Block class callback class is instantiated and registered with fields

```
class SpecialRegs block extends uvm reg block;
   rand SpecialRegs Regl Regl;
   rand SpecialRegs Reg2 Reg2;
   // Function : build
   virtual function void build();
       //REG1
       Regl = SpecialRegs Regl::type id::create("Regl");
       Regl.configure(this, null, "Regl");
                                                                                           Registering
       Regl.build();
                                                                                         callback class
       //REG2
       Reg2 = SpecialRegs Reg2::type id::create("Reg2");
                                                                                        instances with
       Reg2.configure(this, null, "Reg2");
       Reg2.build();
                                                                                         register fields
       //define default map and add reg/regfiles
       default map= create map("default map", 'h0, 4, UVM BIG ENDIAN, 1);
       default_map.add_reg(Reg1, 'h0, "RW");
       default map.add reg(Reg2, 'h4, "RW");
       // Registering callback class instances with register fields
           Alias cb Alias SpecialRegs Regl Fieldl;
           Alias cb Alias SpecialRegs Reg2 Fieldl;
           Alias_SpecialRegs_Regl_Fieldl = new("Alias_SpecialRegs_Regl_Fieldl", Regl.Fieldl);
           uvm reg field cb::add(Reg2.Fieldl, Alias SpecialRegs Regl Fieldl);
           Alias SpecialRegs Reg2 Fieldl = new("Alias SpecialRegs Reg2 Fieldl", Reg2.Fieldl);
           uvm reg field cb::add(Regl.Fieldl, Alias SpecialRegs Reg2 Fieldl);
```



## **Auto Mirroring in UVM**

- Whenever a HW event occurs, the value on the HW interface needs to be updated on the regmap
  - To support this, the feature of auto-mirroring in IDS-generated UVM RAL is introduced.
- It updates the UVM register field with the value on HW interface when a HW event occurs on it
  - The required value is tapped from inside the HW register interface through a Block HW interface
- The feature of auto-mirroring is enabled using command line switch "-auto\_mirror"



### **Auto Mirroring in UVM** build model\_updater User have to build uvm test Reg model\_updaterin test Sequence Lib uvm env Reg Bus Reg Adapter sequencer Model Updater Reg Model **Reg Bus Driver** tapper interface Reg Bus Agent @ ( hardware event) 'Hardware interface Reg RTL Block User Applogic DUT



# **UVM HDL Paths**



### **HDL PATH**

- To access a register or memory directly into the design, UVM register library can specify arbitrary hierarchical path components for blocks, register files, registers and memories that, when strung together, provide a unique hierarchical reference to a register or memory
- HDL\_PATH is a mechanism by which each individual element in a UVM model is connected to the RTL model of the element.
- In IDS, the user can mention the hdl\_path using a property named 'hdl\_path' with a value set to the hierarchical path.
- 'hdl\_path' property can be added on the register, field, register array, register file, memory, block
- For gate level models, 'hdl\_path\_gate' property is used.



# **Example**

```
RDL:
addrmap IDS block {
   reg reg name {
     hdl path = "top.dut.r1";
     field {
                                 class IDS_block_block extends uvm_reg_block;
       hw = rw;
                                     `uvm_object_utils(IDS_block_block)
                                     rand IDS block reg name reg name;
       sw = rw;
                                     // Function : new
     fld 1[31:0] = 2'h0;
                                     function new(string name = "IDS block block");
                                         super.new(name, UVM NO COVERAGE);
                                     endfunction
   reg name reg name ;
                                     // Function : build
                                     virtual function void build();
                                         //REG NAME
                                         reg name = IDS block reg name::type id::create("reg name");
                                         reg name.configure(this, null, "reg name");
                                         reg name.build();
                                         //define default map and add reg/regfiles
                                         default map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);
                                         default map.add reg( reg name, 'h0, "RW");
                                         reg name.clear hdl path();
                                         reg name.add hdl path slice("top.dut.rl", 0, 32);
                                         lock model();
                                     endfunction
                                 endclass : IDS_block_block
```




### **HDL Path Internal**

- The structural hierarchy of registers and memories in the spec may vary from their actual design hierarchy.
- This property is used for defining the hdl paths of internal registers in a spec containing memories, external and internal registers.
- If specified on a block level, then the specified path will be prepended to the hdl paths of all registers within that block.




# **Example**





# Ignore\_prop

 This property is used for ignoring hdl paths of internal registers in a spec, when "hdl\_path\_internal" property is used



```
// Function : build
virtual function void build();
. . . .
Regl.clear_hdl_path();
Regl.add_hdl_path_slice("BB1.B2.reg_q", 0, 32);
Reg2.clear_hdl_path();
Reg2.add_hdl_path_slice("Reg2_Fld_2_q", 0, 32);
lock_model();
endfunction
```




### **Constraints**

- Constraint Expression may consist of
  - Single statement Or
  - Statement following if condition Or
  - Statement following else of if condition
- The if condition may consist of
  - Single condition inside parenthesis
  - Multiple conditions separated by Logical OR and Logical And operator in any hierarchy
- Statement in any of the above case specified must have value keyword on LHS, which
  corresponds to the value of Field.
  - Operators that are used to assign values to **value** can be
    - = equal to
    - != not equal to
    - < less than
    - <= less than equal to
    - >= greater than equal to
    - > greater than



# **Example**



#### Constraints

```
constraint Crc_Error_Crc_err_constraint
{
        Crc_err.value[7:0] == 'hA;
}
```

#### Coverpoints

Here the value corresponds to the value of field on which this property is applied. This will translate into coverpoints and constraints in UVM Regmodel



# **Complex Constraints**

				ı	Reg7		Reg.		
offset		exter	mal		size	32	default	0:	x00000000
bits	name	s/w		h/w	default		descr	iption	
4:0	Fld1	Rw	Rw	0		{constraint=i then value =	•	=9 && F	ld3.value==9)
7:5	Fld2	Rw	Rw	0		{constraint= if(Fld3.value==9    Fld3.value==9) then value = 3 else value =5}			
15:8	Fld3	Rw	Rw	0		{constraint= then value =	•	==9 && F	Fld4.value==9)
20:16	Fld4	Rw	Rw	0		{constraint= then value !=	•	==9 && F	Fld3.value==9)
26:21	Fld5	Rw	Rw	0		{constraint= then value !=	•	==9 && F	Fld3.value==9)
28:27	Fld6	Rw	Rw	0		{constraint= then value =	•		Fld3.value==9)
31:29	Fld7	Rw	Rw	0		{constraint= then value =			Fld3.value==9) 5,6,15}




```
constraint Reg7_Fldl_constraint
    if (((Fld2.value == 'h9) && (Fld3.value == 'h9)))
        Fld1.value[4:0] == 'h3;
constraint Reg7 Fld2 constraint
    if (((Fld3.value == 'h9) || (Fld3.value == 'h9)))
        Fld2.value[2:0] == 'h3;
    else
        Fld2.value[2:0] == 'h5;
constraint Reg7 Fld3 constraint
    if (((Fld2.value == 'h9) && (Fld4.value == 'h9)))
        Fld3.value[7:0] inside { 'h3, 'h5, 'h7, 'h9 };
constraint Reg7 Fld4 constraint
    if (((Fld2.value == 'h9) && (Fld3.value == 'h9)))
       Fld4.value[4:0] != 'h3;
constraint Reg7 Fld5 constraint
   if (((Fld2.value == 'h9) && (Fld3.value == 'h9)))
        Fld5.value[5:0] inside { 'h3, 'h5, 'h7, 'h9 };
constraint Reg7 Fld6 constraint
    if (((Fld3.value == 'h9) && (Fld3.value == 'h9)))
        Fld6.value[1:0] == 'h3;
        Fld6.value[1:0] != 'h5;
constraint Reg7_Fld7_constraint
    if (((Fld3.value == 'h9) && (Fld3.value == 'h9)))
        Fld7.value[2:0] inside { 'h7, 'h8, 'h9 };
       !(Fld7.value[2:0] inside { 'h3, 'h5, 'h6, 'hF });
```

# **UVM IDS Properties**



### **User Defined Classes**


### 'uvm\_class' property






### **User Defined Classes**

### 'uvm.inst\_class' property



# Uvm\_add\_regmap

This creates additional register map, 'map1' and 'map2' for the same bus domain





# **UVM Properties**

Name	Purpose
uvm.base_class	The class which is extended by the generated class
uvm.reg_class	The register classes will be extended by the class mentioned using this property
uvm.reg_access	If all fields in a register are software readable then the software access of register will be "RO", similarly for writeable fields. In case fields in a register are readable as well as writeable or have other special access, then register access will be "RW"
uvm_class	The name of the generated class
uvm.inst_class	The name of the variable that has the instance of the class
uvm.package	The name of the package that is being generated
uvm.user_coverage	Specify all the identifiers globally at the top level of the register specification in the block description. This will generate an enum of type "uvm_reg_cvr_t"
uvm.map	Changes the name of the default map in the UVM output.
is_rand	Specifies if the field is randomizable
is_acc	Specifies if the field can be individually accessible



# **UVM Properties**

Name	Purpose
dontcompare	Eliminates the specified reg or field from verification. It adds compare (UVM_NO_CHECK) on the specified fields
Index_reg	Name of the index register
depth	Depth of the index register
hdl_path	Hierarchical path to the RTL storage of the element
hdl_path_gate	Hierarchical path to the RTL storage of the element
hdl_path_internal	To prepend the value in it, to the hdl_path. It prepend the value on internal registers only
ignore_prop	ignores the prepended hdl_path for registers
constraint	Specifies the constraint on the value
uvm.reset_constraint	Creates soft constraint reset for fields in register class.
volatile	used to set the volatility of the field
uvm.field_class	The field class name instance is replaced with the value in this property
vertical_reuse	the block level UVM classes will not be regenerated in the chip level register model file,
has_reset	A value of 1 indicates a hard reset, a value of 0 indicates that the reset is ignored by the UVM model



# **UVM Properties**

Name	Purpose
uvm.handle_name_format	used to change handle's name
uvm.reg_name_format	used to change the register name
uvm.name_format	used to change the class name
uvm_add_regmap	creates additional register map for the same bus domain.
	creates additional register map with base addresses for the same bus domain.
uvm_global_param	It creates parameter at top in ".remem.sv" file and doesn't create parameterized class.
uvm_lock_model	used to remove lock model call function from generated output
uvm_opt	This property removes UVM factory registration macros. Eg: 'uvm_object_utis' which is used to register uvm objects and uvm components respectively with the factory.
uvm.alter_access	w1t/w1c access is converted to 'wo' access and callback is used to toggle/clear value.
regdef_pkg	supports package definition ( <blockname>_regdef_pkg.sv) in case of third party UVM output</blockname>
auto_volatile	If applied at top level module then all hardware writable fields in the hierarchy will become volatile
uvm_guard_band	If applied at top level module then it removes the default guard banding from the UVM classes



## **About Agnisys**

- The EDA leader in solving complex design and verification problems associated with HW/SW interface
- Formed in 2007
- Privately held and Profitable
- Headquarters in Boston, MA
  - ~1000 users worldwide
  - ~50 customer companies
- Customer retention rate ~90%
- R&D centers (US and India)
- Support centers Committed to ensure comprehensive support
  - Email: support@agnisys.com
  - Phone: 1-855-VERIFYY
  - Response time within one day; within hours in many cases
  - Time Zones (Boston MA, San Jose CA and Noida India)



### IDESIGNSPEC™ (IDS) EXECUTABLE REGISTER SPECIFICATION

Automatically generate UVM models, Verilog/VHDL models, Coverage Model, Software model etc.



#### **AUTOMATIC REGISTER VERIFICATION (ARV)**

ARV-Sim™: Create UVM Test Environment, Sequences, Verification Plans and instantly know the status of the verification project.

ARV-Formal™: Create Formal Properties and Assertions, and Coverage Model from the specification.



#### ISEQUENCESPEC™ (ISS)

Create UVM sequences and Firmware routines from the specification.



#### **DVinsight™ (DVi)**

Smart Editor for SystemVerilog and UVM projects.



#### **IDS** – Next Generation™ (**IDS-NG**)

Comprehensive SoC/IP Spec Creation and Code Generation Tool



