

Cross platform specification to code generation for IP/SoC with IDesignSpec-NG



Amanjyot Kaur
(Host)



Azhar Saifi
(Presenter)




Neena Chandawale
(Presenter)

Agenda

- Typical Chip design
- Components of typical SoC
- Overview of IDesignSpec™
- Challenges of single platform tool
 - Plugin/Add-in
 - Enterprise Features
- Solution – IDesignSpec-NextGen
 - Single IDE Tool
- Features and Power of IDE (IDS-NG)
- How to get Started with IDS-NG
- Quick Demo
- Conclusion


Typical chip design

- Hardware of the SoC is designed by HW team
 - But used by
 - Verification/Emulation team
 - Firmware team
 - Validation team
 - Software team
- How does the software interact with the IPs?
 - Through the Hardware Software Interface (HSI)
- Hardware is at the core and software API is around it
- Device Driver(part of the HSI) are tedious to create
 - They are created in C and Assembly




Components of a typical SoC

The slaves are programmed by reading/writing to the embedded register



IDesignSpec™ - Centralized Register Design/Verification from a Golden Spec



Register Design Entry

- Importing SystemRDL, IP-XACT, CSV, XML, RALF, YAML
- Add-in to Word, Excel, OpenOffice Calc
- Register Templates

Code Generation

- Synthesizable VHDL/Verilog/SystemVerilog/SystemC, UVM Model, C Headers
- General Properties, RTL Properties, UVM Properties, C/C++ Properties, SV Header Properties
- Parameterization
- Bus Protocols
- Verification Plan
- Batch Utility, Perl, Python

IDesignSpec™

Documentation

- HTML Alt 1, HTML Alt 2, PDF, Custom PDF, Word, SVG
- SoC Datasheet Generation

Special Registers

- Lock, Alias, Trigger-Buffer, Interrupt registers, Shadow registers, Indirect registers, Counters
- FIFO registers, RO-WO Pair, Paged, Virtual, Multi-Dimensional, RegAlign, Wide, Triple Module Redundancy (TMR)

Advanced Features

- Clock Domain Crossing, Low Power RTL, Custom Circuitry, Parity/CRC, Power/Performance Circuitry
- Variants, Special Control Signals, SW/HW Access Types
- SystemRDL UDPs
- Velocity Template and TCL-API


Challenges

- Multiple tools required for different specification formats
 - MS-Word, OpenOffice for Documents
 - MS-Excel, Calc, OpenOffice for Spreadsheets
 - RDL Editor & Compiler for System RDL
 - XML Editors for IPXACT
- Manual and tedious setup of development infrastructure using add-ins, third party tools, home grown scripts, etc.
- Solutions are usually platform specific customized for a specific platform
- Requirement of different tools adds to the licensing expenses
- Dependency on other tools for tracking the larger specification and version control


IDesignSpec™-NextGen

- The specialized integrated development environment for large IP/SoC focused on HSI
- Platform independent, available for Windows, Linux and MAC
- Captures registers in multiple views:
 - Register view, Spreadsheet view, Param view and System RDL Editor for registers
 - Sequence view and Python Editor for sequences
- Data saved as text
 - GIT Integration – Changes and merges possible
- AI based sequence detection from natural language


Cross platform IDE



GUI of IDS-NG



IDS-NG toolbar



Configure and
Output Directory


Spec Template
GUI Buttons

Execution

Import

Spec Views

Diff



Format

Font, Size,
and Color

Heading and
Text Indentation
Editor Toolbar

Image
Import

Search

Column,
Print and
Preview

Register Outputs

IDesignSpec-NextGen can generate various configurable register outputs:

- Synthesizable RTLs.
- Verification Methodologies.
- Firmware outputs.
- Documentation level outputs.
- Industry standard outputs.

The screenshot shows the 'iDesignSpec - NextGen' application window with the 'Configuration Settings' tab selected. The 'memory_ids.idsng' configuration is loaded. The 'Outputs' section is expanded, showing the following settings:


- Output Directory:** idsng (with a 'Browse' button)
- RTL:**
 - ☒ Verilog (radio buttons: 1995, 2001)
 - ☒ VHDL (radio buttons: alt1, alt2)
 - ☒ RTL Wire
 - ☒ System C (radio buttons: alt1, alt2)
 - ☒ Multi Out File
- Verification:**
 - ☒ UVM, ☒ Multi Out File, ☒ OVM, ☒ VMM
 - ☒ System Verilog, ☒ ARV-Sim, ☒ ARV-Formal, ☒ IVS-Excel
 - ☒ eRM
- Headers:**
 - ☒ C (radio buttons: alt1, alt2), ☐ MISRAC, ☐ Multi Out File, ☒ SV Header
 - ☒ Perl, ☒ Python, ☒ C++, ☒ VHeader, ☒ CSharp
 - ☒ VHD Header
- Documentation:**
 - ☒ HTML (radio buttons: alt1, alt2, alt3), ☒ 2D Reg, ☒ Mem Dump, ☒ YAML
 - ☒ CustomCSV, ☒ SVG, ☒ PDF, ☒ XML, ☒ Word
- Standard:**
 - ☒ IP-XACT (radio buttons: V1.5(IEEE 1685-2009), V1.4), ☒ System RDL
 - ☒ CMSIS-SVD

At the bottom right of the 'Outputs' section are 'Select All' and 'Clear All' buttons. Below the configuration area is a text box labeled 'insert batch commands here...' and a row of buttons: 'Import', 'Export', 'OK', and 'Cancel'.

Sequence Outputs

IDesignSpec-NextGen can generate multiple configurable sequences outputs:

- Validation outputs
- Verification outputs.
- Firmware outputs.
- ATE outputs.
- Documentation outputs
- PSS outputs.



Conclusion

- IDS NextGen is a very powerful IDE which helps generate accurate code for not only just registers but also sequences in one integrated environment.
- It is a cross platform enterprise class product that is an indispensable tool for design, verification, software, firmware and technical documentation teams.
- It reduces the verification time by generating the entire UVM, SV and C output sequences.
- It speeds up the time to market and quality at reduced overall costs.

About Agnisys

- The EDA leader in solving complex design and verification problems associated with HW/SW interface
- Formed in 2007
- Privately held and Profitable
- Headquarters in Boston, MA
 - ~1000 users worldwide
 - ~50 customer companies
- Customer retention rate ~90%
- R&D centers (US and India)
- Support centers - Committed to ensure comprehensive support
 - Email : support@agnisys.com
 - Phone : 1-855-VERIFY
 - Response time within one day; within hours in many cases
 - Time Zones (Boston MA, San Jose CA and Noida India)



IDESIGNSPEC™ (IDS) EXECUTABLE REGISTER SPECIFICATION

Automatically generate UVM models, Verilog/VHDL models, Coverage Model, Software model etc.



AUTOMATIC REGISTER VERIFICATION (ARV)

ARV-Sim™ : Create UVM Test Environment, Sequences, Verification Plans and instantly know the status of the verification project.

ARV-Formal™ : Create Formal Properties and Assertions, and Coverage Model from the specification.



ISEQUENCESPEC™ (ISS)

Create UVM sequences and Firmware routines from the specification.



DVinsight™ (DVi)

Smart Editor for SystemVerilog and UVM projects.



IDS – Next Generation™ (IDS-NG)

Comprehensive SoC/IP Spec Creation and Code Generation Tool



THANK YOU

Bus support in IDesignSpec-NG


- PROPRIETARY
- AMBA
 - AXI, AHB, APB, AXILite, AHBLite
- AVALON
- OCP
- WISHBONE
- I2C
- SPI
- TileLink-1.7 & 1.8

The screenshot shows the 'iDesignSpec - NextGen' application window. The 'Configuration Settings' tab is active, and the 'memory_ids.idsng' file is loaded. The left sidebar lists various configuration categories, with 'Settings' highlighted. The main panel displays the following settings:

- Address Units (Bits):** Radio buttons for 8, 16, 32, 64, 128, and 256. The '8' option is selected.
- Reg Width:** Radio buttons for 8, 16, 32, 64, 128, and 256. The '32' option is selected.
- Bus Width:** Radio buttons for 8, 16, 32, 64, 128, and 256. The '32' option is selected.
- Bus:** A grid of radio buttons for different bus types. The 'PROPRIETARY' option is selected. Other options include AMBA-AHB, AVALON, AMBA-APB, AMBA3-AHB-lite, AMBA-AXI, AMBA-AXI4FULL, OCP, WISHBONE, SPI-beta, and I2C-beta.
- Block Size:** A text input field.
- Chip Size:** A text input field.
- Board Size:** A text input field.
- C Type:** A text input field.
- BigEndian:** A checkbox.
- LittleEndian:** A checkbox.
- Template Directory:** A text input field with a 'Browse' button.
- Memory dump file path:** A text input field with a 'Browse' button.

At the bottom of the window, there is a text area for 'insert batch commands here...', an 'Import' button, an 'Export' button, and 'OK' and 'Cancel' buttons.

Register view



Templates

Execution

Register View

Properties

Component Name

Set specific address

Dynamic Address Update

Dynamic default update

Register Description

fields

1.1	ROM_HDD	10	32	address 0xA default 0x00000000	
property_name=value					
This is Harddisk in my computer.					
bits	name	s/w	h/w	default	description
15:0	Flash_Micro_1	rw	rw	0	Drive C
31:16	Flash_Micro_2	rw	rw	0	Drive E

Software access

Hardware access

Default value

Field Description

Register view

- **Additional Features:**

- SW access hinting
- HW access hinting
- Property hinting

ROM_HDD_0			32	address	default
bits	name	s/w	h/w	default	description
31:16	Flash_ROM_1	rw	rw	0	
15:0	Flash_ROM_1	r.	rw	0	

SW Access Hinting

a0
a1
ro
wo

HW Access Hinting

ro
rw

Property Hinting

cheader.name_format
clock_edge
coverage
coverage.at_least
coverage.auto_bin_max
coverage.comment
coverage.cross_num_print_missing
coverage.detect_overlap

Spreadsheet view

Board: memory_1.idsng* X

Open IDS Template

Param diff viewer

Hierarchical View

Console

User-defined column names

Software access

Hardware access

Default values

Fields

Component Names

Set specific Register Width

Description and properties

	A	B	C	D	E	F	G	H	I	J
	chip	block	register	width	field	sw access	hw access	field default	bits	description
2		memory_1								
3			ROM_HDD_0	2						
					Flash_ROM_1	rw	rw	0	31:16	
					Flash_ROM_1	rw	rw	0	15:0	
			ROM_HDD_1	32						
					Flash_ROM_1	rw	rw	0	31:16	
					Flash_ROM_1	rw	rw	0	15:0	
			ROM_HDD_2	32						
10					Flash_ROM_1	rw	rw	0	31:16	
11					Flash_ROM_1	rw	rw	0	15:0	
12			ROM_HDD_3	32						
13					Flash_ROM_1	rw	rw	0	31:16	
14					Flash_ROM_1	rw	rw	0	15:0	

Spreadsheet view – IDesignSpec Template

- Maps IDesignSpec columns to user defined columns

The screenshot displays the IDesignSpec Spreadsheet view. The main window shows a table titled "IDS Register Specification" with columns A, B, and C. A modal dialog box is open, mapping "User Header" to "IDS Identifier". The dialog lists various headers and their corresponding identifiers, such as "chip" to "\$chip_name" and "field default" to "\$field_default". The background table shows data for "chip", "block", and "register" across multiple rows, with some cells containing values like "memory_1", "ROM_HDD_0", "ROM_HDD_1", "ROM_HDD_2", "ROM_HDD_3", and "ROM_HDD_4".

User Header	IDS Identifier
chip	\$chip_name
block	\$block_name
register	\$reg_name
field	\$field_name
sw access	\$field_sw_access
hw access	\$field_hw_access
field default	\$field_default
bits	\$field_offset
description	\$desc
section	\$section_name
offset	\$offset
size	\$size

	A	B	C	
1	chip	block	register	wi
2		memory_1		
3			ROM_HDD_0	32
4				
5				
6			ROM_HDD_1	32
7				
8				
9			ROM_HDD_2	32
10				
11				
12			ROM_HDD_3	32
13				
14				
15			ROM_HDD_4	32

Sequence view

- User can write multiple sequences
- Hinting provided for commands and steps
- Multiple sequence files for multiple sequences
- Auto fill for IP and sequence name on moving to sequence view

sequence name	ip	description			
seq_name	memory_ids.idsng				
arguments	value	description			
arg1	5				
constants	value	description			
const1	16				
variables	value	description			
var1	rand()				
command	step	value	description	refpath	
write	memory_ids.ROM_HDD_0.Flash_Micro_1	10			
write	memory_ids.ROM_HDD_0.Flash_Micro_1	arg1			
if(var1 <= 15){					
write	memory_ids.ROM_HDD_1.Flash_Micro_2	var1			
}					

Sequence

Argument

Constants

Variables

Commands

Command Hinting

Register IP

Value to write

Component Path

Component Hinting

Write

wait

Flash_Micro_0

Flash_Micro_1

Flash_Micro_2


AGNISYS
SYSTEM DEVELOPMENT WITH CERTAINTY

Check and Generate



Execution

- Address Calculation & back-annotation on the spec
- Inserts Register Map – Table of Content (address, default values , ...)
- Consistency checks and Error Display
 - Detects overlaps
 - Bit
 - Register
 - Regroup
 - Block
 - Incomplete data
 - Bad/incorrect data
 - Duplicate / illegal names
 - Invalid access, incompatible access



Error Window



Console Window

Param View

- Lock specific parameter
- Import YAML
- Edit, delete and add reg through buttons
- Param diff viewer can show previous changes
- Deleted reg can be seen in updated param
- User can add and delete register at a time

The screenshot displays the Param View interface, which includes a toolbar at the top with text formatting options (B, I, U, x₂, x*) and a search bar. The main area shows a table of registers with columns for Address, Register Name, and bit fields (bit 31 to bit 0). Callouts point to specific features: 'Offsets' points to the Address column; 'Registers' points to the Register Name column; 'Fields' points to the bit fields; 'Field Size' points to the bit field values; 'Configuration Window' points to the configuration icons (edit, delete, copy, paste, lock) next to the Register Name; 'Component Details' points to the configuration window; 'Component Creation Window' points to the 'Add Parameter' dialog box, which has fields for Name, Bits (set to 19), Sw, Hw, Default, and Desc, and 'Add' and 'Close' buttons. The table contains several registers, including ROM_HDD_0, ROM_HDD_Disk, ROM_HDD_2, ROM_HDD_Cache, ROM_HDD_3, ROM_HDD_Cache, ROM_HDD_5, ROM_HDD_6, and ROM_HDD_7, all associated with Flash_ROM_1. A tooltip for ROM_HDD_2 shows 'Flash_ROM_1 - 12', 'sw access : rw', 'hw access : rw', and 'default : 0'. The right sidebar contains buttons for 'Param diff viewer', 'Hierarchical View', and 'Console'.

Address	Register Name	bit 31	bit 30	bit 29	bit 28	bit 27	bit 26	bit 25	bit 24	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	ROM_HDD_0	Flash_ROM_1																Flash_ROM_1															
	ROM_HDD_Disk	Flash_ROM_1																Flash_ROM_1															
	ROM_HDD_2	Flash_ROM_1																Flash_ROM_1															
	ROM_HDD_Cache	Flash_ROM_1																Flash_ROM_1															
	ROM_HDD_3	Flash_ROM_1																Flash_ROM_1															
	ROM_HDD_Cache	Flash_ROM_1																Flash_ROM_1															
	ROM_HDD_5	Flash_ROM_1																Flash_ROM_1															
	ROM_HDD_6	Flash_ROM_1																Flash_ROM_1															
	ROM_HDD_7	Flash_ROM_1																Flash_ROM_1															

SystemRDL 2.0 Editor

- Automatic Indentation and Colorful text
- Properties and UDP hinting
- Error detection on wrong syntax
- Identify incorrect code

swvel	keyword
swmod	keyword
sw	keyword
swacc	keyword
swve	keyword
accesswidth	local
signalwidth	keyword
accesswidth	keyword

Property
Hinting

Syntax Error
Hint


UDP Hinting

```
Dashboard* memory_ids.idsng* mem2.idsng* memory.rdl* X
1  property module_name {type = string; component = addrmap;};
2  prop property local; component = addrmap;};
3  prop posedge keyword; component = addrmap;};
4  addr precedence keyword;
5  mo property keyword;
6  na parameter keyword;
7  de type local;
8  de component local;
9  ad addrmap local;
10 alignment = 4;
11 external_ack=true;
12 sv_interface = "struct";
13 reg {
14     name = "SCRATCH";
15     desc = "SCRATCH CSR.";|
16
17     field {} SCRATCH[31:0] = 32'h00000000;
18 } SCRATCH @ 0x0000;
19
20 reg {
21     name = "EXTERNAL_REG_0";
22     desc = "External Register.";
23
24     field {} EXTERNAL_FIELD[31:0] = 32'h00000000;
25 } EXTERNAL_REG_0 @ 0x0200;
26 };
27
```

Mismatched input 'field' expecting SEMI

Python editor


- Automatic Indentation
- Colorful text
- Syntax hinting
- Error detection when incorrect syntax is used
- Identifies incorrect code

A screenshot of the Python editor interface. The top bar shows several open files: 'DashBoard*', 'memory_ids.idsng*', 'mem2.idsng*', 'memory.rdl*', and 'compiler_python.py* X'. The main editor area displays Python code with line numbers 1 through 24. The code is as follows:

```
1 with open(self.filename, 'r', newline='', encoding='utf_8') as fp:
2
3     while True:
4         while keyword
5
6             file_pos += len(line_text)
7
8             if line_text == "":
9                 break
10
11             if (self.start_line is None) and (self.start < file_pos):
12                 self.start_line = lineno
13                 self.start_col = self.start - line_start
14                 self.start_line_text = line_text.rstrip("\n").rstrip("\r")
15                 if not get_end:
16                     break
17
18             if get_end and (self.end_line is None) and (self.end < file_pos):
19                 self.end_line = lineno
20                 self.end_col = self.end - line_start |
21                 break
22                 break local
23
24         lineno += 1
25         line_start = file_pos
```


The code is color-coded: keywords like 'with', 'while', 'if', 'break', and 'local' are in red. Comments and strings are in blue. The variable 'keyword' is highlighted in blue. A blue box labeled 'Keyword Hint' points to the word 'keyword' on line 4. Another blue box labeled 'Syntax Hint' points to the line 'break' on line 21. A third blue box labeled 'Syntax Hint' points to the line 'break local' on line 22.

Import IDS input formats




Import IDS Inputs

Input formats



Ref IDS Input Formats



Ref IDS Inputs


The diagram illustrates the 'Ref IDS Inputs' form. A large black lightning bolt icon points to the form. The form is divided into several sections:

- Referred Component Name:** A callout box pointing to the 'name' field, which contains the text 'Block1'.
- Instance Name:** A callout box pointing to the 'instance_name' field.
- Component Offset:** A callout box pointing to the 'address' field, which contains the text '0x0'.
- Referred Component File Path:** A callout box pointing to the 'path' field, which contains the text 'C:\Users\Agnisys61\Desktop\varr\varr1.docx'.


The form also includes a 'path' field and a 'Referred Component File Path' field. The 'path' field is circled, and a callout box points to it with the text 'Referred Component File Path'.

1.1	instance_name			address 0x0
name	Block1	path	C:\Users\Agnisys61\Desktop\varr\varr1.docx	
Properties..				
Description..				


YAML Import for Param View




Import Param



YAML update for Param view



Update Param



YAML code for Param view

fields :

Name : avg_mode

Format : fixdt(0,20,0)

Category : EEPROM

~~Default : 0~~

Bus : SLMS_BUS_in_sl_ids_diag_avg

Description :	" sdsadasdasdas "
---------------	-------------------

Name : ch_order

Format : fixdt(0,6,0)

Category : EEPROM

Default : 0

Bus : SLMS_BUS_in_sl_ids_diag_avg

Description : " asdasdasd "

Name : ch_order111

Format : fixdt(0,2,0)

Category : EEPROM

Default : 0

Bus : SLMS_BUS_in_sl_ids_diag_avg

Description : " asdasdasd "

Name : ch_order11

Format : fixdt(0,6,0)


Category : EEPROM

Default : 0

Bus : SLMS_BUS_in_sl_ids_diag_avg



Description : " asdsadasd"

Category		Name																															
Address	Register Name	bit 31	bit 30	bit 29	bit 28	bit 27	bit 26	bit 25	bit 24	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	EEPROM																																
	SLMS_BUS_in_sl ids_diag_avg					avg_mode										ch_order										ch_order							
	SLMS_BUS_in_sl ids_diag_avg_1																															ch_order11	
	end section																																
	Shedow																																
	SLMS_BUS_in_sl ids_diag_avg																															nsamples	
	end section																																





Git integration


- Git integration is added for tracking the changes and modifications done in the specification
- It is used for speeding up the process, data integrity and support work-flow
- User can commit and discard the changes
- Branch creation and deletion
- Branch can be merged or pull from remote repository



Manage Git branches



Pull current branch



The screenshot shows a dialog box titled "Pull from Remote Repository" with a green header bar. On the left, a sidebar contains a "Steps" section and a "Remote Repository" section. The main area is titled "Remote Repository" and contains two radio buttons: "Select Configured Git Repository Location:" (unselected) and "Specify Git Repository Location:" (selected). Below the selected option, there are three input fields: "Remote Name:" with a dropdown menu showing "master_beta", "Repository URL:" with a dropdown menu showing "https://github.com/nitins-agnisys/git_test.git", and "User Name:" with a text input field containing "nitins-agnisys". A note at the bottom states: "NOTE: If user continue pull without resolving the conflicts then local files will be updated to the remote repo." At the bottom right, there are two buttons: "Pull" and "Close".

Pull from Remote Repository

Steps

Remote Repository

Select Configured Git Repository Location:

Specify Git Repository Location:

Remote Name: master_beta

Repository URL: https://github.com/nitins-agnisys/git_test.git

file:///path/to/repo.git or /path/to/repo.git/

User Name: nitins-agnisys

NOTE: If user continue pull without resolving the conflicts then local files will be updated to the remote repo.

Pull Close

Push into Current Branch

Push to Remote Repository

Steps

Remote Repository

Remote Repository

☐ Select Configured Git Repository Location:

☒ Specify Git Repository Location:

Remote Name: master_beta

Repository URL: https://github.com/nitins-agnisys/git_test.git

file:///path/to/repo.git or /path/to/repo.git/

User Name: nitins-agnisys


Password:

Password


Push Cancel

Diff and merge

- Tool capability to show difference between two and able to merge them into one another.



Differs two files



Diff window

C:\Users\Agnisys\Documents\sakshi\test1\test1.idsng

Prev Next

Register Specification

		test1				address	
Properties..							
Description..							

		reg_name1				32 address default	
Properties..							
Description..							
bit s	name	s/w	h/w	defau lt	description		
31 :0	r1	rw	rw	0	Description..		

		reg_name2				32 address default	
Properties..							
Description..							
bit s	name	s/w	h/w	defau lt	description		
31 :0	r2	rw	rw	1	Description..		

C:\Users\Agnisys\Documents\sakshi\test2\test2.idsng

Prev Next

Register Specification

		test2				address	
Properties..							
Description..							

		reg_name3				32 address default	
Properties..							
Description..							
bit s	name	s/w	h/w	defau lt	description		
31 :0	r3	wo	rw	0	Description..		

		reg_name				32 address default	
Properties..							
Description..							
bit s	name	s/w	h/w	defau lt	description		
31 :0	r4	ro	rc		Description..		

Merged File

IDS Register Specification

		test1				address	
Properties..							
Description..							

		reg_name1				32 address default	
Properties..							
Description..							
bit s	name	s/w	h/w	defau lt	description		
31 :0	r1	rw	rw	0	Description..		

		reg_name2				32 address default	
Properties..							
Description..							
bit s	name	s/w	h/w	defau lt	description		
31 :0	r2	rw	rw	1	Description..		

AGNISYS

SYSTEM DEVELOPMENT WITH CERTAINTY

Source File

Branch File

Merged File

39

AI based sequence detection in IDS-NG

- Enables to write sequences without memorizing any syntax or keyword.
- Captures validation and verification sequences from their text-based specification written in English language.
- Makes the design efficient by generating automatic C/UVM sequences.
- The minimal architecture ensures wide and accurate predictions with greater inference time

Sequence	sequence_name
Properties..	
Description..	
Description	Sequence Steps
Software samples the register Sbc's field Sbacc and then asserts whether Sbc's register is set to 66666. Update the field hasel with 0x75676.	read Sbc.Sbacc assert (Sbc == 66666) write dma_controller.hasel = 0x75676
Update the value of Sbc's with 0x100.	write Sbc = 0x100
If the register Sbc's bits Sbacc is enabled then wait for 100 time units and then program the value 0x555 on the register dma_controller. Else if the field Sbacc of Sbc's is set to more than or equal to 10 then clear the register Sbc's and set dma_controller to 0x300. Else assert if the value of the register Sbc's is equal to 1100 and Update register Sbc's with 0x565.	if (Sbc.Sbacc == 1) { wait (100) write dma_controller = 0x555 } else if (Sbc.Sbacc >= 10) { write Sbc = 0 write dma_controller = 0x300 } else{ assert (Sbc == 1100) write Sbc = 0x565 }
Wait for 100 time unit and then enable all fields of the register Sbc's.	wait (100) write Sbc = 1
Initilize the register dma_controller with value equal to 0x1100. Verify if the value of the hasel is high and then if the register dma_controller is set to less than to 0xF then set dma_controller to 0xF.	write dma_controller = 0x1100 assert (dma_controller.hasel == 1) if (dma_controller < 0xF) { write dma_controller = 0xF }

Activate Window

Conclusion

- IDS NextGen is a very powerful IDE which helps generate accurate code for not only just registers but also sequences in one integrated environment.
- It is a cross platform enterprise class product that is an indispensable tool for design, verification, software, firmware and technical documentation teams.
- It reduces the verification time by generating the entire UVM, SV and C output sequences.
- It speeds up the time to market and quality at reduced overall costs.

About Agnisys

- The EDA leader in solving complex design and verification problems associated with HW/SW interface
- Formed in 2007
- Privately held and Profitable
- Headquarters in Boston, MA
 - ~1000 users worldwide
 - ~50 customer companies
- Customer retention rate ~90%
- R&D centers (US and India)
- Support centers - Committed to ensure comprehensive support
 - Email : support@agnisys.com
 - Phone : 1-855-VERIFY
 - Response time within one day; within hours in many cases
 - Time Zones (Boston MA, San Jose CA and Noida India)



IDESIGNSPEC™ (IDS) EXECUTABLE REGISTER SPECIFICATION

Automatically generate UVM models, Verilog/VHDL models, Coverage Model, Software model etc.



AUTOMATIC REGISTER VERIFICATION (ARV)

ARV-Sim™ : Create UVM Test Environment, Sequences, Verification Plans and instantly know the status of the verification project.

ARV-Formal™ : Create Formal Properties and Assertions, and Coverage Model from the specification.



ISEQUENCESPEC™ (ISS)

Create UVM sequences and Firmware routines from the specification.



DVinsight™ (DVi)

Smart Editor for SystemVerilog and UVM projects.



IDS – Next Generation™ (IDS-NG)

Comprehensive SoC/IP Spec Creation and Code Generation Tool



THANK YOU