

4.3 Agnisys generated format Vs required format

The IP headers are generated using Agnisys tool. The following section shows the Agnisys generated structures and bit masks, and the format required by Innophase. Uart peripheral header is taken as an example in the Table 1.

Agnisys generated	Innophase requirement	Description	
File name			
uart_apbw.2.2.9.h	inp_uart_ip.h	inp_ <peripheral_name>_ip.h</peripheral_name>	
Main Structure			
typedef struct {	typedef struct {	Structure name:	
uartapbw_RBRTHR RBRTHR;	IOM uart_rbrthr_t_RBRTHR;	inp_ <peripheral_name_in_small>_base_t</peripheral_name_in_small>	
hwint8 filler1[0x3];	uint8_t filler1[0x3];	Replace hwint8 with uint8_t	
uartapbw_IER IER;	IOM uart_ier_t_IER;		
} uartapbw_s;	} inp_uart_base_t;		
Register inside the main structure			
uartapbw_RBRTHR RBRTHR;	IOM uart_rbrthr_t_RBRTHR;	Here, #defineIOM volatile	
		Structure name:	
		<pre><peripheral_name_in_small>_<r egister_name_in_small="">_t <register_name_in_caps>;</register_name_in_caps></r></peripheral_name_in_small></pre>	
Individual Register bit definitions			
<pre>typedef union { struct { hwint RBRTHR : 8; } bf; hwint b; }uartapbw RBRTHR;</pre>	<pre>typedef union { struct { uint32_t RBRTHR : 8; } bf; uint32_t b; }uart_rbrthr_t;</pre>	Structure name in small. Bit fields in caps. Replace hwint with uint32_t Remove new lines in between	
Macros			

Peripheral IP Header Format



#define uartapbw_RBRTHR_READMASK 0xFF	#define INP_UART_RBRTHR_READMASK (0xFF)	#define INP_ <peripheral_name_in_caps>_<register_name_in_caps>_< macro_name_in_caps> (<value hex="" in="">UL)</value></register_name_in_caps></peripheral_name_in_caps>
#define UART_APBW_REGISTERS_IER _ENRCVRLSI_OFFSET 2	#define INP_UART_REGISTERS_IER_ ENRCVRLSI_Pos (0UL)	#define INP_ <peripheral_name_in_caps>_REGISTERS_<register_name _in_caps="">_<bitfield_name_in_ca ps="">_Pos (<number_in_decimal>UL)</number_in_decimal></bitfield_name_in_ca></register_name></peripheral_name_in_caps>
#define UART_APBW_REGISTERS_IER _ENRCVRLSI_MASK 0x4	#define INP_UART_REGISTERS_IER_ENRCVRL SI_Msk (0x4UL)	#define INP_ <peripheral_name_in_caps>_REGISTERS_<register_name _in_caps="">_<bitfield_name_in_ca ps="">_Msk (<number_in_hex>UL)</number_in_hex></bitfield_name_in_ca></register_name></peripheral_name_in_caps>
define uartapbw_s_ADDRESS 0x00	#define INP_UART_ADDRESS (0x00UL)	All other macros in caps, prepend by INP_ <peripheral_name_in_caps>_<macro_name_in_caps> (<value hex="" in="">UL)</value></macro_name_in_caps></peripheral_name_in_caps>
Comments		
No option for comments	Require comments explaining the register's purpose	Should be also to add comments to the main peripheral structure.
Has Agnisys header template	Option to add a proprietary copyright to file.	

Table 1: Agnisys Vs Required Format Comparison Table

The IP header file must have the following masks for bit manipulations. Except for these two macros, all the other macros should be in all CAPS.

#define INP_UART_REGISTERS_IER_ENRCVRLSI_Pos (0UL)
#define INP_UART_REGISTERS_IER_ENRCVRLSI_Msk (0xFUL)

The above two macros are used with **VAL2FLD** and **FLD2VAL**, which requires that format.

4.4 Doxygen style comments

If the Agnisys generated header file does not provide any option to add comments to registers, then the header file will not have any comments.