

CSE 330: Operating Systems

Fall 2016

Class: 18

Date: 10/25


Note Title

Paging


→ address translation

→ page tables

physical address



page table




LOGICAL ADDR

32 bits



div by pagesize

1024



page tables


- large

- one per process

stored
in RAM

[physical
address

address space of each process



Speed of paging


— one memory lookup

= one PTE lookup \rightarrow 1 mem lookup
+ 1 mem lookup

= 2 mem lookup

\rightarrow BAD

PAGE Lookups use caches




TLB → Translation
Lookaside
Buffer

- main
fast
memory
cache

0	1	7
1	3	20

Page table

0	5
1	2
2	3
3	20
4	9



page #

0 → not in cache → lookup page table in memory

1 → 7

3 → 20 → frame #

Miss

HIT

Use a TLB with hit ratio



$$= h \rightarrow \frac{\text{\# of hits}}{(\text{\# of hits}) + (\text{\# of misses})}$$

$$\text{time per mem access} = [1 + (1-h)] \text{ memory cycles}$$

problems with paging

→ arbitrary divisions of
code, data, etc

→ cannot handle growth.



→ code sharing
→ library "] hard with
 paging

Segmentation \rightarrow no pages
program has segments

↳ logical chunks

program/process

↳ code segment


┌ modules
└→ libraries

data


heap

stack

Addressing



Segment table per process



Segments — contiguous in phys
mem

→ all kinds of sizes

→ dynamic → grow/shrink

→ create/delete

Use Segmentation at "top"


" paging

" "bottom"

↳ page the
segment


process/cpu view (logical)

PAGED
SEGMENTATION




← intermediate
view

every
segment
has
pages




← phy addr →




VAX memory management → late
1970's
↳ 32 bit machine

↳ is v. similar
to Inter 32 bit
processors.

32 bit - 4G1G



process → 3 tables PO, P1, SYS



process address space

