CSE 330: Operating Systems Class: 18 Date: 10/25 Fall 2016 Note Title DGICAL ADDR 32615 > address brustation physical address 20600

Stored page tables
-large
-one per process in RAM physical address space of each process

Speed of paquing

- one memory lookup

= one PTE lookup lookup

+ 1 mem lookup

= 2 mem lookup

-> BAN

PAGE Lookups use careles

TLB > Translation

Lookaside

Buffer

- Man Page talle

addu, value Cache Levessible 20 3 memons MISS prof # memory 3

Use or TLB with hit ration access

problems with paging -> arbitrary divisions of Code, data, etc -> cannot handle gronoff

-> code shaving hard with

-> library " paging

Segmentation -> no pages

program has segments

La logical chunks

program/process

Lode sogment Librains

data "

Leap

Stack

Heap

Addressing


Logical = Segment offset

addres = Segment offset

2

3

4 Conhigono.



Segments - contigons in phy

men

all kinds of sizes

* dynamic > grow/shink

* creite/detele


Use segmentation at "top"

repaire "bottom"

page the

segment

PAGED process/CPU view (Logical) SEGMENTATION 4 intermediate Every Segment rane # s phy addr ->1 papo



VAX memory management -) late 5 32 bit madrine s is v. similar to Inter 32 bit Ovousours.

32 bit - 4616 processes

1 A segments > PO | 16 each.

P1

R

Sys 2

05

process - 3 talles to, PA, SYS . Mmu POBR POLR 2816 01 -P4 11-546 SBR SLR

process roll space OS A page tables are here