Group members

Group 34

Name: Rathnayaka W.T

Index: 210536K

Name: Dewpura L.C.I.K

Index:210116A

Lab 9-10

1) Assigned lab task

The task was to design a 4-bit processor capable of executing 4 instruction types. Other sub tasks of this lab was to design a 4-bit arithmetic unit that can add and subtract signed integers, decode instructions to activate necessary components on the processor, design k-way b-bit multiplexers or tri-state busses and finally test their functionality via simulation.

2) Assembly program and its machine code representation Assembly Program

MOVI R7,0

MOVI R1,1

MOVI R2,2

MOVI R3,3

ADD R7,R1

ADD R7,R2

ADD R7,R3

JZR R0,6

Machine code

101110000000

100010000001

100100000010

100110000011

001110010000

001110100000

001110110000 110000000111

3) All VHDL Codes

4-bit adder subtractor unit

Sources

```
ASUnit.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ASUnit is
  Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
      B: in STD LOGIC VECTOR (3 downto 0);
      Selector: in STD LOGIC;
      S: out STD LOGIC VECTOR (3 downto 0);
      Zero: out STD LOGIC;
     Overflow: out STD LOGIC);
end ASUnit;
architecture Behavioral of ASUnit is
component FA
  Port( A: in STD LOGIC;
     B: in STD LOGIC;
     C in: in STD LOGIC;
     S: out STD LOGIC;
     C out: out STD LOGIC);
end component;
signal FA0 C, FA1 C, FA2 C, FA3 C: STD LOGIC; -- Carry out of each Full Adder
signal FA0 B, FA1 B, FA2 B, FA3 B: STD LOGIC; -- B input of each Full Adder
signal FA0 S, FA1 S, FA2 S, FA3 S: STD LOGIC; -- S out of each Full Adder
begin
FA 0: FA
port map (
```

```
A => A(0),
B \Rightarrow FA0 B,
C in => Selector,
S \Rightarrow FA0 S,
C Out => FA0_C);
FA_1 : FA
port map (
A => A(1),
B \Rightarrow FA1 B,
C in => FA0 C,
S \Rightarrow FA1 S,
C Out => FA1 C);
FA_2 : FA
port map (
A => A(2),
B \Rightarrow FA2 B,
C in => FA1 C,
S \Rightarrow FA2 S,
C_Out => FA2_C);
FA 3: FA
port map (
A => A(3),
B \Rightarrow FA3 B,
C in => FA2 C,
S \Rightarrow FA3 S,
C Out \Rightarrow FA3 C);
-- define B input for each FA
FA0_B \le Selector XOR B(0);
FA1_B \leq Selector XOR B(1);
FA2_B <= Selector XOR B(2);
FA3_B \le Selector XOR B(3);
-- Overflow = C3 XOR C4
Overflow <= FA2_C XOR FA3_C;
```

-- If 0000 then Zero = 1

```
Zero <= (NOT(FA0_S)) AND (NOT(FA1_S)) AND (NOT(FA2_S)) AND (NOT(FA3_S));
-- Define S outputs
S(0) \leq FA0 S;
S(1) \leq FA1 S;
S(2) \leq FA2 S;
S(3) \le FA3_S;
end Behavioral;
FA.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity FA is
  Port ( A: in STD LOGIC;
      B: in STD LOGIC;
      C in: in STD LOGIC;
      S: out STD LOGIC;
      C out : out STD LOGIC);
end FA;
architecture Behavioral of FA is
component HA
  port (
  A: in std logic;
  B: in std logic;
  S: out std logic;
  C: out std logic);
end component;
SIGNAL HA0 S, HA0 C, HA1 S, HA1 C: std logic;
begin
HA_0: HA
port map (
A \Rightarrow A
B \Rightarrow B,
S \Rightarrow HA0 S,
```

```
C \Rightarrow HA0_C;
HA 1: HA
port map (
A \Rightarrow HA0 S,
B \Rightarrow C_{in}
S \Rightarrow HA1_S,
C \Rightarrow HA1_C;
S \leq HA1 S;
C_{out} \le HA0_C OR HA1_C;
end Behavioral;
HA.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity HA is
  Port ( A : in STD_LOGIC;
      B: in STD LOGIC;
      S : out STD_LOGIC;
      C: out STD_LOGIC);
end HA;
architecture Behavioral of HA is
begin
  S \leq A XOR B;
  C \leq A AND B;
end Behavioral;
Simulations
TB ASUnit.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity TB ASUnit is
-- Port ();
end TB ASUnit;
architecture Behavioral of TB ASUnit is
component ASUnit
  Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
   B: in STD_LOGIC_VECTOR (3 downto 0);
    Selector: in STD LOGIC;
   S: out STD LOGIC_VECTOR (3 downto 0);
   Zero: out STD LOGIC;
   Overflow: out STD LOGIC);
end component;
signal A: STD LOGIC VECTOR (3 downto 0);
signal B: STD LOGIC VECTOR (3 downto 0);
signal Selector: STD LOGIC;
signal S: STD LOGIC VECTOR (3 downto 0);
signal Zero: STD LOGIC;
signal Overflow: STD LOGIC;
begin
UUT : ASUnit PORT MAP (
  A => A,
  B \Rightarrow B,
  Selector => Selector,
  S \Rightarrow S,
  Zero => Zero,
  Overflow => Overflow
);
--Index 210536 - 11 0011 0110 0110 1000
--Index 210116 - 11 0011 0100 1100 0100
process
begin
```

```
-1000 + 0110 = 1110
A <= "1000";
B \le "0110";
Selector <= '0'; -- add
WAIT FOR 100ns;
-1100 + 0110 = 10010
A <= "1100";
B <= "0110";
Selector <= '0'; -- add
WAIT FOR 100ns;
-1100 - 0110 = 0110
A <= "1100";
B <= "0110";
Selector <= '1'; -- sub
WAIT FOR 100ns;
-0011 - 0100 = 1111
A \le "0011";
B \le "0100";
Selector <= '1'; -- sub
WAIT FOR 100ns;
--0011 - 0011 = 0000 --  check Zero flag
A \le "0011";
B \le "0011";
Selector <= '1'; -- add
WAIT;
```

end process;

3-bit adder

Sources

Adder_3bit.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Adder_3bit is
  Port ( A: in STD_LOGIC_VECTOR (2 downto 0);
      S: out STD LOGIC VECTOR (2 downto 0));
end Adder 3bit;
architecture Behavioral of Adder 3bit is
component FA
  Port( A: in STD LOGIC;
     B: in STD LOGIC;
     C in: in STD LOGIC;
     S: out STD LOGIC;
     C out: out STD LOGIC);
end component;
signal FA0_C, FA1_C, FA2_C: STD_LOGIC; -- Carry out of each Full Adder
signal B: STD LOGIC VECTOR (2 downto 0); -- B input 001 always as a 3 bit bus
begin
B \le "001";
FA 0: FA
port map (
A => A(0),
B => B(0),
C_in => '0', -- No carry initially
```

```
S => S(0),
C_Out => FA0_C);
FA 1: FA
port map (
A => A(1),
B => B(1),
C_{in} => FA0_C,
S => S(1),
C \text{ Out} \Rightarrow FA1 C);
FA 2: FA
port map (
A => A(2),
B => B(2),
C in => FA1 C,
S => S(2),
C Out \Rightarrow FA2 C);
end Behavioral;
Simulations
TB_Adder_3bit.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB Adder 3bit is
-- Port ();
end TB Adder 3bit;
architecture Behavioral of TB_Adder_3bit is
component Adder 3bit
  Port (A: in STD LOGIC VECTOR (2 downto 0);
      S: out STD LOGIC VECTOR (2 downto 0));
```

end component;

```
signal A: STD_LOGIC_VECTOR (2 downto 0);
signal S : STD_LOGIC_VECTOR (2 downto 0);
begin
UUT : Adder_3bit PORT MAP (
    A \Rightarrow A
    S \Rightarrow S
);
--Index 210536 - 110 011 011 001 101 000
--Index 210116 - 110 011 010 011 000 100
process
begin
--output should be 001
A <= "000";
WAIT FOR 100ns;
--output should be 010
A <= "001";
WAIT FOR 100ns;
--output should be 011
A <= "010";
WAIT FOR 100ns;
--output should be 100
A <= "011";
WAIT FOR 100ns;
--output should be 101
A <= "100";
```

```
WAIT FOR 100ns;
--output should be 110
A <= "101";
WAIT FOR 100ns;
--output should be 111
A <= "110";
WAIT;
end process;
end Behavioral;
3-bit Program Counter
Sources
ProgramCounter.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity ProgramCounter is
Port (D: in STD LOGIC VECTOR (2 downto 0);
   Res: in STD_LOGIC;
   Clk: in STD_LOGIC;
   Q : out STD_LOGIC_VECTOR (2 downto 0));
end ProgramCounter;
architecture Behavioral of ProgramCounter is
begin
```

process (Clk) begin

```
if(rising_edge(Clk)) then
   if Res='1' then
   Q<="000";

else
   Q<=D;

end if;
end if;
end process;

end Behavioral;</pre>
```

Simulations

TB_ProgramCounter.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB ProgramCounter is
-- Port ();
end TB ProgramCounter;
architecture Behavioral of TB_ProgramCounter is
component ProgramCounter
Port (D: in STD LOGIC VECTOR (2 downto 0);
   Res: in STD LOGIC;
   Clk: in STD LOGIC;
   Q : out STD_LOGIC_VECTOR (2 downto 0));
end component;
signal D: STD LOGIC VECTOR (2 downto 0);
signal Res: STD LOGIC;
signal Clk: STD LOGIC;
signal Q: STD LOGIC VECTOR(2 downto 0);
```

```
constant period : time := 80 ns;
begin
UUT: ProgramCounter PORT MAP (
     D \Rightarrow D,
    Res=>Res,
     Clk=> Clk,
     Q \Rightarrow Q
);
process
begin
  Clk <= '0';
  wait for period/2;
  Clk <= '1';
  wait for period/2;
end process;
--Index 210536 - 110 011 011 001 101 000
--Index 210116 - 110 011 010 011 000 100
process
begin
Res <= '0';
D <= "000";
wait for period;
D <= "100";
wait for period;
D <= "011";
```

```
wait for period;
D \le "111";
wait for period;
Res <= '1';
wait for period;
Res <= '0';
D \le "101";
wait;
end process;
k-way b-bit multiplexers
Sources
Mux 2 to 1 bit 3.vhd (2-way 3-bit multiplexer)
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux 2 to 1 bit 3 is
  Port (S: in STD LOGIC;
      D0: in STD LOGIC VECTOR (2 downto 0);
      D1: in STD LOGIC VECTOR (2 downto 0);
      Y: out STD LOGIC VECTOR (2 downto 0));
end Mux 2 to 1 bit 3;
architecture Behavioral of Mux_2_to_1_bit_3 is
component Mux 2 to 1
  Port (S: in STD LOGIC;
```

```
D: in STD_LOGIC_VECTOR (1 downto 0);
      EN: in STD LOGIC;
      Y: out STD LOGIC);
end component;
signal Mux_0_D,Mux_1_D,Mux_2_D: STD_LOGIC_VECTOR (1 downto 0);
begin
Mux 2 to 1 0: Mux 2 to 1
port map(
  S \Rightarrow S,
  D \Rightarrow Mux \ 0 \ D,
  EN = > '1',
  Y => Y(0)
);
Mux_2_to_1_1: Mux_2_to_1
port map(
  S \Rightarrow S,
  D \Rightarrow Mux 1 D,
  EN = > '1',
  Y => Y(1)
);
Mux 2 to 1 2: Mux 2 to 1
port map(
  S \Rightarrow S,
  D \Rightarrow Mux_2D,
  EN = > '1',
  Y => Y(2)
);
```

-- inputs for mu;tiplexer 0

```
Mux 0 D(0) \le D(0);
Mux 0 D(1) \leq D1(0);
-- inputs for mu;tiplexer 1
Mux 1 D(0) \le D0(1);
Mux_1_D(1) \le D1(1);
-- inputs for mu;tiplexer 2
Mux 2 D(0) \le D(2);
Mux 2 D(1) \le D1(2);
end Behavioral;
Mux_2_to_1.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux 2 to 1 is
  Port (S: in STD LOGIC;
      D: in STD LOGIC VECTOR (1 downto 0);
      EN: in STD LOGIC;
      Y: out STD LOGIC);
end Mux 2 to 1;
architecture Behavioral of Mux 2 to 1 is
--If S = '0' then
-- Y \le D(0)
-- else
-- Y \le D(1)
begin
Y \le ((NOT(S) AND D(0)) OR (S AND D(1))) AND EN;
end Behavioral;
```

Mux_2_to_1_bit_4.vhd (2-way 4-bit multiplexer)

```
library IEEE;
use IEEE.STD LOGIC_1164.ALL;
entity Mux 2 to 1 bit 4 is
  Port (S: in STD LOGIC;
      D0: in STD LOGIC_VECTOR (3 downto 0);
      D1: in STD LOGIC VECTOR (3 downto 0);
      Y: out STD LOGIC VECTOR (3 downto 0));
end Mux 2 to 1 bit 4;
architecture Behavioral of Mux 2 to 1 bit 4 is
component Mux 2 to 1
  Port (S: in STD LOGIC;
      D: in STD LOGIC VECTOR (1 downto 0);
      EN: in STD LOGIC;
      Y: out STD LOGIC);
end component;
signal Mux 0 D,Mux 1 D,Mux 2 D,Mux 3 D: STD LOGIC VECTOR (1 downto 0);
begin
Mux 2 to 1 0: Mux 2 to 1
port map(
  S \Rightarrow S,
  D \Rightarrow Mux \ 0 \ D,
  EN = > '1',
  Y => Y(0)
);
Mux 2 to 1 1: Mux 2 to 1
port map(
  S => S,
  D \Rightarrow Mux 1 D,
```

```
EN = > '1',
  Y => Y(1)
);
Mux_2_{to}_1_2: Mux_2_{to}_1
port map(
  S \Rightarrow S,
  D \Rightarrow Mux \ 2 \ D,
  EN = > '1',
  Y => Y(2)
);
Mux_2_to_1_3: Mux_2_to_1
port map(
  S \Rightarrow S,
  D \Rightarrow Mux \ 3 \ D,
  EN = > '1',
  Y => Y(3)
);
-- inputs for mu;tiplexer 0
Mux 0 D(0) \le D(0);
Mux 0 D(1) \le D1(0);
-- inputs for mu;tiplexer 1
Mux_1_D(0) \le D0(1);
Mux_1_D(1) \le D1(1);
-- inputs for mu;tiplexer 2
Mux 2 D(0) \le D(2);
Mux 2 D(1) \le D1(2);
-- inputs for mu;tiplexer 3
Mux 3 D(0) \le D0(3);
```

```
Mux 3 D(1) \le D1(3);
end Behavioral;
Mux 8 to 1 bit 4.vhd (8-way 4-bit multiplexer)
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux 8 to 1 bit 4 is
  Port (S: in STD_LOGIC_VECTOR (2 downto 0);
     D0 : in STD_LOGIC_VECTOR (3 downto 0);
     D1: in STD LOGIC VECTOR (3 downto 0);
     D2: in STD LOGIC VECTOR (3 downto 0);
     D3: in STD LOGIC VECTOR (3 downto 0);
     D4: in STD LOGIC VECTOR (3 downto 0);
     D5: in STD LOGIC VECTOR (3 downto 0);
     D6: in STD LOGIC VECTOR (3 downto 0);
     D7: in STD LOGIC VECTOR (3 downto 0);
     Y : out STD LOGIC VECTOR (3 downto 0));
end Mux 8 to 1 bit 4;
architecture Behavioral of Mux 8 to 1 bit 4 is
component Mux 8 to 1
  Port (S: in STD LOGIC VECTOR (2 downto 0);
     D: in STD LOGIC VECTOR (7 downto 0);
     EN: in STD LOGIC;
     Y : out STD LOGIC);
end component;
signal Mux 0 D, Mux 1 D, Mux 2 D, Mux 3 D: STD LOGIC VECTOR (7 downto 0);
begin
Mux 8 to 1 0: Mux 8 to 1
port map(
```

```
S \Rightarrow S,
  D \Rightarrow Mux \ 0 \ D,
  EN=>'1',
  Y => Y(0)
);
Mux_8_to_1_1: Mux_8_to_1
port map(
  S \Rightarrow S,
  D \Rightarrow Mux 1 D,
  EN = > '1',
  Y => Y(1)
);
Mux_8_to_1_2: Mux_8_to_1
port map(
  S \Rightarrow S,
  D \Rightarrow Mux \ 2 \ D
  EN = > '1',
  Y => Y(2)
);
Mux_8_to_1_3: Mux_8_to_1
port map(
  S => S,
  D \Rightarrow Mux \ 3 \ D,
  EN = > '1',
  Y => Y(3)
);
-- inputs for mu;tiplexer 0
Mux_0_D(0) \le D0(0);
Mux 0 D(1) \leq D1(0);
Mux 0 D(2) \leq D2(0);
Mux 0 D(3) \leq D3(0);
Mux 0 D(4) \le D4(0);
Mux 0_D(5) \le D5(0);
Mux 0 D(6) \le D6(0);
```

```
Mux 0 D(7) \leq D7(0);
-- inputs for mu;tiplexer 1
Mux 1 D(0) \le D0(1);
Mux 1 D(1) \le D1(1);
Mux 1 D(2) \le D2(1);
Mux 1 D(3) \le D3(1);
Mux_1_D(4) \le D4(1);
Mux 1 D(5) \le D5(1);
Mux 1 D(6) \le D6(1);
Mux 1 D(7) \le D7(1);
-- inputs for mu;tiplexer 2
Mux 2 D(0) \le D(2);
Mux_2D(1) \le D1(2);
Mux 2 D(2) \le D(2);
Mux 2 D(3) \le D(2);
Mux 2 D(4) \le D4(2);
Mux 2 D(5) \le D(2);
Mux 2 D(6) \le D(2);
Mux 2 D(7) \le D7(2);
-- inputs for mu;tiplexer 3
Mux 3 D(0) \le D0(3);
Mux 3 D(1) \le D1(3);
Mux 3 D(2) \le D2(3);
Mux 3 D(3) \le D3(3);
Mux 3 D(4) \le D4(3);
Mux 3 D(5) \le D5(3);
Mux 3 D(6) \le D6(3);
Mux 3 D(7) \le D7(3);
end Behavioral;
Mux_8_to_1.vhd
library IEEE;
```

use IEEE.STD LOGIC 1164.ALL;

```
entity Mux 8 to 1 is
  Port (S: in STD LOGIC VECTOR (2 downto 0);
      D: in STD LOGIC VECTOR (7 downto 0);
      EN: in STD LOGIC;
      Y: out STD LOGIC);
end Mux 8 to 1;
architecture Behavioral of Mux 8 to 1 is
component Decoder 3 to 8
port(
I: in STD LOGIC VECTOR;
EN: in STD LOGIC;
Y: out STD LOGIC VECTOR);
end component;
signal S0 : STD LOGIC VECTOR (2 downto 0);
signal Y0: STD LOGIC VECTOR (7 downto 0);
signal
en0,minTerm 0,minTerm 1,minTerm 2,minTerm 3,minTerm 4,minTerm 5,minTerm 6,minTer
m 7: STD LOGIC;
begin
Decoder 3 to 8 0: Decoder 3 to 8
port map(
I => S0,
EN \Rightarrow en0,
Y \Rightarrow Y0);
en0 \le EN;
S0 \leq S;
minTerm 0 \le Y0(0) AND D(0);
minTerm 1 \le Y0(1) AND D(1);
minTerm 2 \le Y0(2) AND D(2);
minTerm 3 \le Y0(3) AND D(3);
minTerm 4 \le Y0(4) AND D(4);
minTerm 5 \le Y0(5) AND D(5);
minTerm 6 \le Y0(6) AND D(6);
minTerm 7 \le Y0(7) AND D(7);
```

Y <= minTerm_0 OR minTerm_1 OR minTerm_2 OR minTerm_3 OR minTerm_4 OR minTerm_5 OR minTerm_6 OR minTerm_7;

end Behavioral;

Decoder 3 to 8.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Decoder 3 to 8 is
  Port ( I: in STD_LOGIC_VECTOR (2 downto 0);
      EN: in STD LOGIC;
      Y: out STD LOGIC VECTOR (7 downto 0));
end Decoder 3 to 8;
architecture Behavioral of Decoder 3 to 8 is
component Decoder 2 to 4
port(
I: in STD LOGIC VECTOR;
EN: in STD LOGIC;
Y: out STD LOGIC VECTOR);
end component;
signal I0,I1: STD LOGIC VECTOR (1 downto 0);
signal Y0,Y1: STD LOGIC VECTOR (3 downto 0);
signal en0,en1, I2: STD LOGIC;
begin
Decoder 2 to 4 0: Decoder 2 to 4
port map(
I => I0,
EN \Rightarrow en0,
Y \Rightarrow Y0);
Decoder 2 to 4 1: Decoder 2 to 4
port map(
```

```
I => I1,
EN \Rightarrow en1,
Y => Y1);
en0 \le NOT(I(2)) AND EN;
en1 \le I(2) AND EN;
I0 \leq I(1 \text{ downto } 0);
I1 \leq I(1 \text{ downto } 0);
I2 \le I(2);
Y(3 \text{ downto } 0) \leq Y0;
Y(7 \text{ downto } 4) \leq Y1;
end Behavioral;
Decoder 2 to 4.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Decoder 2 to 4 is
  Port (I: in STD LOGIC VECTOR (1 downto 0);
       EN: in STD LOGIC;
       Y: out STD LOGIC VECTOR (3 downto 0));
end Decoder 2 to 4;
architecture Behavioral of Decoder 2 to 4 is
begin
Y(0) \le NOT(I(0)) AND NOT(I(1)) AND EN;
Y(1) \leq I(0) AND NOT(I(1)) AND EN;
Y(2) \leq NOT(I(0)) AND I(1) AND EN;
Y(3) \le I(0) \text{ AND } I(1) \text{ AND EN};
end Behavioral;
```

Simulations

TB_Mux_2_to_1_bit_3.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Mux 2 to 1 bit 3 is
-- Port ();
end TB Mux 2 to 1 bit 3;
architecture Behavioral of TB_Mux_2_to_1_bit_3 is
component Mux 2 to 1 bit 3
  Port( S: in STD LOGIC;
      D0: in STD LOGIC VECTOR (2 downto 0);
      D1: in STD LOGIC VECTOR (2 downto 0);
      Y: out STD LOGIC VECTOR (2 downto 0));
end component;
signal S : STD LOGIC;
signal D0: STD LOGIC VECTOR(2 downto 0);
signal D1: STD LOGIC VECTOR(2 downto 0);
signal Y: STD LOGIC VECTOR(2 downto 0);
begin
UUT: Mux 2 to 1 bit 3 PORT MAP (
    S => S,
    D0 => D0,
    D1 => D1,
    Y \Rightarrow Y
);
--Index 210536 - 110 011 011 001 101 000
--Index 210116 - 110 011 010 011 000 100
process
begin
--output should be "011"
```

```
S \le '1';
D0 <= "110";
D1 <= "011";
WAIT FOR 100 ns;
--output should be "011"
S <= '0';
D0 <= "011";
D1 <= "001";
WAIT FOR 100 ns;
--output should be "000"
S \le '1';
D0 <= "101";
D1 <= "000";
WAIT FOR 100 ns;
--output should be "010"
S \le '0';
D0 <= "010";
D1 <= "011";
WAIT;
end process;
end Behavioral;
TB_Mux_2_to_1_bit_4.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB_Mux_2_to_1_bit_4 is
-- Port ();
end TB_Mux_2_to_1_bit_4;
```

```
architecture Behavioral of TB Mux 2 to 1 bit 4 is
component Mux 2 to 1 bit 4
  Port( S: in STD LOGIC;
      D0: in STD_LOGIC_VECTOR (3 downto 0);
      D1: in STD_LOGIC_VECTOR (3 downto 0);
      Y : out STD_LOGIC_VECTOR (3 downto 0));
end component;
signal S: STD LOGIC;
signal D0: STD LOGIC VECTOR(3 downto 0);
signal D1: STD LOGIC VECTOR(3 downto 0);
signal Y: STD LOGIC VECTOR(3 downto 0);
begin
UUT: Mux 2 to 1 bit 4 PORT MAP (
    S => S,
    D0 => D0,
    D1 => D1,
    Y => Y
);
--Index 210536 - 11 0011 0110 0110 1000
--Index 210116 - 11 0011 0100 1100 0100
process
begin
--output should be "0110"
S \le '1';
D0 <= "1000";
D1 <= "0110";
WAIT FOR 100 ns;
--output should be "0011"
S \le '0';
```

```
D0 \le "0011";
D1 <= "0110";
WAIT FOR 100 ns;
--output should be "1100"
S \le '1';
D0 <= "0100";
D1 <= "1100";
WAIT FOR 100 ns;
--output should be "1000"
S \le '0';
D0 <= "1000";
D1 <= "0100";
WAIT;
end process;
end Behavioral;
TB Mux 8 to 1 bit 4.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB_Mux_8_to_1_bit_4 is
-- Port ();
end TB_Mux_8_to_1_bit_4;
architecture Behavioral of TB Mux 8 to 1 bit 4 is
component Mux 8 to 1 bit 4
   Port (S: in STD_LOGIC_VECTOR (2 downto 0);
       D0: in STD_LOGIC_VECTOR (3 downto 0);
       D1: in STD LOGIC VECTOR (3 downto 0);
       D2: in STD LOGIC VECTOR (3 downto 0);
       D3: in STD LOGIC VECTOR (3 downto 0);
```

```
D4: in STD LOGIC VECTOR (3 downto 0);
       D5: in STD LOGIC VECTOR (3 downto 0);
       D6: in STD LOGIC VECTOR (3 downto 0);
       D7: in STD LOGIC VECTOR (3 downto 0);
       Y : out STD LOGIC VECTOR (3 downto 0));
end component;
signal S: STD LOGIC VECTOR (2 downto 0);
signal D0: STD LOGIC VECTOR (3 downto 0);
signal D1: STD LOGIC VECTOR (3 downto 0);
signal D2: STD_LOGIC_VECTOR (3 downto 0);
signal D3: STD_LOGIC_VECTOR (3 downto 0);
signal D4: STD LOGIC VECTOR (3 downto 0);
signal D5 : STD LOGIC VECTOR (3 downto 0);
signal D6: STD_LOGIC_VECTOR (3 downto 0);
signal D7: STD LOGIC VECTOR (3 downto 0);
signal Y: STD LOGIC VECTOR (3 downto 0);
begin
UUT: Mux 8 to 1 bit 4 PORT MAP(
    S=>S,
    D0 = > D0,
    D1 => D1,
    D2=>D2
    D3 = > D3,
    D4 = > D4,
    D5 = > D5,
    D6 = > D6,
    D7 = > D7,
    Y=>Y
);
--Index 210536 - 11 0011 0110 0110 1000
--Index 210116 - 11 0011 0100 1100 0100
process
begin
--select D0
```

```
S \le "000";
D0<= "0011";
D0<= "0110";
D1<= "1110";
D2<= "1000";
D3<= "1011";
D4<= "0100";
D5<= "1100";
D6<= "0101";
D7<= "0000";
wait for 100 ns;
--select D1
S \le "001";
D0 \le "0011";
D0<= "0110";
D1<= "1110";
D2<= "1000";
D3<= "1011";
D4<= "0100";
D5<= "1100";
D6<= "0101";
D7<= "0000";
wait for 100 ns;
--select D2
S \le "010";
D0 \le "0011";
D0<= "0110";
D1<= "1110";
D2<= "1000";
D3<= "1011";
D4<= "0100";
D5<= "1100";
D6<= "0101";
D7<= "0000";
wait for 100 ns;
```

```
--select D3
S <= "011";
D0<= "0011";
D0<= "0110";
D1<= "1110";
D2<= "1000";
D3<= "1011";
D4<= "0100";
D5<= "1100";
D6<= "0101";
D7<= "0000";
wait for 100 ns;
--select D4
S \le "100";
D0 \le "0011";
D0<= "0110";
D1<= "1110";
D2<= "1000";
D3<= "1011";
D4<= "0100";
D5<= "1100";
D6<= "0101";
D7<= "0000";
wait for 100 ns;
--select D5
S \le "101";
D0 \le "0011";
D0<= "0110";
D1<= "1110";
D2<= "1000";
D3<= "1011";
D4<= "0100";
D5<= "1100";
D6<= "0101";
```

```
D7<= "0000";
wait for 100 ns;
--select D6
S <= "110";
D0<= "0011";
D0<= "0110";
D1<= "1110";
D2<= "1000";
D3<= "1011";
D4<= "0100";
D5<= "1100";
D6<= "0101";
D7<= "0000";
wait for 100 ns;
--select D7
S <= "111";
D0 \le "0011";
D0<= "0110";
D1<= "1110";
D2<= "1000";
D3<= "1011";
D4<= "0100";
D5<= "1100";
D6 \le "0101";
D7<= "0000";
wait;
end process;
end Behavioral;
```

Register Bank

Sources

RegBank.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RegBank is
  Port (
  RegBank EN: in STD LOGIC VECTOR(2 downto 0); -- Register enable which selects the
register
  RegBank Clk: in STD LOGIC;
  RegBank Res: in STD LOGIC;
  RegBank D: in STD LOGIC VECTOR(3 downto 0); -- input of register bank
  -- output of register bank
  RegBank Q 0: out STD LOGIC VECTOR(3 downto 0); -- output of register 0
  RegBank Q 1: out STD LOGIC VECTOR(3 downto 0); -- output of register 1
  RegBank Q 2: out STD LOGIC VECTOR(3 downto 0); -- output of register 2
  RegBank Q 3: out STD LOGIC VECTOR(3 downto 0); -- output of register 3
  RegBank Q 4: out STD LOGIC VECTOR(3 downto 0); -- output of register 4
  RegBank Q 5: out STD LOGIC VECTOR(3 downto 0); -- output of register 5
  RegBank Q 6: out STD LOGIC VECTOR(3 downto 0); -- output of register 6
  RegBank Q 7: out STD LOGIC VECTOR(3 downto 0) -- output of register 7
  );
end RegBank;
architecture Behavioral of RegBank is
component Reg 4 bit
  Port (D: in STD LOGIC VECTOR (3 downto 0);
     EN: in STD LOGIC;
     Res: in STD LOGIC;
     Clk: in STD LOGIC;
     Q: out STD LOGIC VECTOR (3 downto 0));
end component;
```

```
component Decoder 3 to 8
  Port ( I : in STD LOGIC_VECTOR (2 downto 0);
      EN: in STD LOGIC;
      Y: out STD LOGIC VECTOR (7 downto 0));
end component;
signal Decoder_output : STD_LOGIC_VECTOR(7 downto 0);
signal RegBank Q 0 temp: STD LOGIC VECTOR(3 downto 0);
begin
RegBank Decoder 3 to 8: Decoder 3 to 8
port map(
  I => RegBank EN,
  EN = > '1',
  Y => Decoder output
);
Reg 4 bit 0: Reg 4 bit
port map(
  D => "0000", --hardcode Register 0 into "0000"
  EN=> Decoder output(0),
  Res=>RegBank Res,
  Clk=>RegBank Clk,
  Q=>RegBank Q 0 temp
);
Reg 4 bit 1: Reg 4 bit
port map(
  D \Rightarrow RegBank D,
  EN=> Decoder output(1),
  Res=>RegBank Res,
  Clk=>RegBank Clk,
  Q=>RegBank Q 1
);
Reg 4 bit 2: Reg 4 bit
port map(
```

```
D => RegBank D,
  EN=> Decoder output(2),
  Res=>RegBank Res,
  Clk=>RegBank_Clk,
  Q=>RegBank Q 2
);
Reg 4 bit 3: Reg 4 bit
port map(
  D => RegBank D,
  EN=> Decoder output(3),
  Res=>RegBank Res,
  Clk=>RegBank Clk,
  Q=>RegBank Q 3
);
Reg_4_bit_4: Reg_4_bit
port map(
  D => RegBank D,
  EN=> Decoder output(4),
  Res=>RegBank Res,
  Clk=>RegBank Clk,
  Q=>RegBank Q 4
);
Reg 4 bit 5 : Reg 4 bit
port map(
  D => RegBank D,
  EN=> Decoder output(5),
  Res=>RegBank_Res,
  Clk=>RegBank Clk,
  Q=>RegBank_Q_5
);
Reg_4_bit_6: Reg_4_bit
port map(
  D => RegBank D,
  EN=> Decoder output(6),
  Res=>RegBank Res,
  Clk=>RegBank Clk,
```

```
Q=>RegBank_Q_6
);
Reg 4 bit 7: Reg 4 bit
port map(
  D \Rightarrow RegBank D,
  EN=> Decoder output(7),
  Res=>RegBank Res,
  Clk=>RegBank Clk,
  Q=>RegBank Q 7
);
RegBank Q 0 \le 0000;
end Behavioral;
Reg_4_bit.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Reg 4 bit is
  Port (D: in STD_LOGIC_VECTOR (3 downto 0);
      EN: in STD LOGIC;
      Res: in STD LOGIC;
      Clk: in STD LOGIC;
      Q: out STD LOGIC VECTOR (3 downto 0));
end Reg 4 bit;
architecture Behavioral of Reg_4_bit is
begin
process (Clk) begin
  if(rising edge(Clk)) then
    if En = '1' then
```

if Res='1' then Q<="0000";

```
else
Q<=D;

end if;
end if;
end if;
end process;
end Behavioral;
```

Simulations

TB RegBank.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB RegBank is
-- Port ();
end TB RegBank;
architecture Behavioral of TB RegBank is
component RegBank
  Port (
RegBank EN: in STD LOGIC VECTOR(2 downto 0); -- Register enable which selects the
register
RegBank Clk: in STD LOGIC;
RegBank Res: in STD LOGIC;
RegBank D: in STD LOGIC VECTOR(3 downto 0); -- input of register bank
-- output of register bank
RegBank_Q_0: out STD_LOGIC_VECTOR(3 downto 0); -- output of register 0
RegBank Q 1: out STD LOGIC VECTOR(3 downto 0); -- output of register 1
RegBank Q 2: out STD LOGIC VECTOR(3 downto 0); -- output of register 2
RegBank Q 3: out STD LOGIC VECTOR(3 downto 0); -- output of register 3
RegBank Q 4: out STD LOGIC VECTOR(3 downto 0); -- output of register 4
```

```
RegBank_Q_5: out STD_LOGIC_VECTOR(3 downto 0); -- output of register 5
RegBank Q 6: out STD LOGIC VECTOR(3 downto 0); -- output of register 6
RegBank Q 7: out STD LOGIC VECTOR(3 downto 0) -- output of register 7
);
end component;
signal RegBank EN: STD LOGIC VECTOR(2 downto 0); -- Register enable which selects the
register
signal RegBank Clk: STD LOGIC;
signal RegBank Res: STD LOGIC;
signal RegBank D: STD LOGIC VECTOR(3 downto 0); -- input of register bank
-- output of register bank
signal RegBank Q 0: STD LOGIC VECTOR(3 downto 0); -- output of register 0
signal RegBank Q 1: STD LOGIC VECTOR(3 downto 0); -- output of register 1
signal RegBank Q 2: STD LOGIC VECTOR(3 downto 0); -- output of register 2
signal RegBank_Q_3 : STD_LOGIC_VECTOR(3 downto 0); -- output of register 3
signal RegBank Q 4: STD LOGIC VECTOR(3 downto 0); -- output of register 4
signal RegBank_Q_5: STD LOGIC VECTOR(3 downto 0); -- output of register 5
signal RegBank Q 6: STD LOGIC VECTOR(3 downto 0); -- output of register 6
signal RegBank_Q_7 : STD_LOGIC_VECTOR(3 downto 0); -- output of register 7
constant period : time := 100 ns;
begin
UUT: RegBank PORT MAP (
  RegBank EN => RegBank EN,
  RegBank Clk => RegBank Clk,
  RegBank Res => RegBank Res,
  RegBank D \Rightarrow RegBank D,
  RegBank Q 0 \Rightarrow RegBank Q 0,
  RegBank Q 1 \Rightarrow RegBank Q 1,
  RegBank Q 2 \Rightarrow RegBank Q 2,
  RegBank Q 3=> RegBank Q 3,
  RegBank Q 4=> RegBank Q 4,
  RegBank Q 5 \Rightarrow RegBank Q 5,
  RegBank Q 6 => RegBank Q 6,
```

```
RegBank_Q_7 => RegBank_Q_7
);
process
begin
  RegBank_Clk <= '0';
  wait for period/2;
  RegBank Clk <= '1';
  wait for period/2;
end process;
--Index 210536 - 11 0011 0110 0110 1000
--Index 210116 - 11 0011 0100 1100 0100
process
begin
  RegBank EN <= "000"; -- choose Register 0
  RegBank Res <= '0';
  RegBank D <= "1000";
  wait for period;
  RegBank EN <= "001"; -- choose Register 1
  RegBank Res <= '0';
  RegBank D <= "1000";
  wait for period;
  RegBank EN <= "010"; -- choose Register 2
  RegBank Res <= '0';
  RegBank D <= "0100";
  wait for period;
  RegBank EN <= "011"; -- choose Register 3
```

```
RegBank Res <= '0';
  RegBank D <= "0011";
  wait for period;
  RegBank EN <= "100"; -- choose Register 4
  RegBank_Res <= '0';
  RegBank_D <= "1000";
  wait for period;
  RegBank EN <= "101"; -- choose Register 5
  RegBank Res <= '0';
  RegBank D <= "0110";
  wait for period;
  RegBank EN <= "101"; -- reset register 5
  RegBank Res <= '1';
  wait for period;
  RegBank EN <= "110"; -- choose Register 6
  RegBank Res <= '0';
  RegBank D <= "1100";
  wait for period;
  RegBank EN <= "111"; -- choose Register 7
  RegBank Res <= '0';
  RegBank D <= "1000";
  wait;
end process;
end Behavioral;
```

Program ROM

Sources

ROM.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
entity ROM is
  Port (address: in STD LOGIC VECTOR (2 downto 0);
      data: out STD LOGIC VECTOR (11 downto 0));
end ROM;
architecture Behavioral of ROM is
type rom type is array (0 to 7) of std logic vector(11 downto 0);
  signal program ROM: rom type := (
  --main program
    "101110000000", -- MOVI R7,0
    "100010000001", -- MOVI R1,1
    "100100000010", -- MOVI R2,2
    "100110000011", -- MOVI R3,3
    "001110010000", -- ADD R7,R1
    "001110100000", -- ADD R7,R2
    "001110110000", -- ADD R7,R3
    "110000000111" -- JZR R0,6
  );
begin
  data <= program ROM(to integer(unsigned(address)));</pre>
end Behavioral;
```

Simulations

TB_ROM.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB_ROM is
-- Port ();
end TB ROM;
architecture Behavioral of TB ROM is
component ROM
Port ( address : in STD_LOGIC_VECTOR (2 downto 0);
      data: out STD LOGIC VECTOR (11 downto 0));
end component;
signal address: STD_LOGIC_VECTOR (2 downto 0);
signal data: STD_LOGIC_VECTOR (11 downto 0);
begin
UUT : ROM PORT MAP (
    address => address,
    data => data
);
process
begin
address <= "000";
wait for 100 ns;
address <= "001";
wait for 100 ns;
address <= "010";
wait for 100 ns;
address <= "011";
```

```
wait for 100 ns;

address <= "100";

wait for 100 ns;

address <= "101";

wait for 100 ns;

address <= "110";

wait for 100 ns;

address <= "111";

wait;

end process;
```

Instruction Decoder

Sources

InstructionDecoder.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity InstructionDecoder is

Port (InstructionBus: in STD_LOGIC_VECTOR (11 downto 0);

RegJumpCheck: in STD_LOGIC_VECTOR (3 downto 0);

RegisterEnable: out STD_LOGIC_VECTOR (2 downto 0);

LoadSelector: out STD_LOGIC;

ImmediateValue: out STD_LOGIC_VECTOR (3 downto 0);

RegisterSelector_A: out STD_LOGIC_VECTOR (2 downto 0);

RegisterSelector_B: out STD_LOGIC_VECTOR (2 downto 0);
```

```
AddSubSelector: out STD_LOGIC;
      JumpFlag: out STD LOGIC;
      JumpAddress: out STD LOGIC VECTOR (2 downto 0));
end InstructionDecoder;
architecture Behavioral of InstructionDecoder is
begin
process (InstructionBus) begin
-- MOVI
  if ((InstructionBus(11)='1') AND (InstructionBus(10)='0') ) then
     RegisterEnable(0) <= InstructionBus(7);
     RegisterEnable(1) <= InstructionBus(8);
     RegisterEnable(2) <= InstructionBus(9);</pre>
     LoadSelector <= '0'; -- Choose Immediate Value from MUX
     ImmediateValue(0) <= InstructionBus(0);
     ImmediateValue(1) <= InstructionBus(1);
     ImmediateValue(2) <= InstructionBus(2);
     ImmediateValue(3) <= InstructionBus(3);</pre>
     JumpFlag <= '0'; -- not JMP.Just increment address by 1
  end if;
-- ADD
  if ((InstructionBus(11)='0') AND (InstructionBus(10)='0') ) then
    RegisterEnable(0) <= InstructionBus(7);
    RegisterEnable(1) <= InstructionBus(8);</pre>
     RegisterEnable(2) <= InstructionBus(9);</pre>
     RegisterSelector A(0) \le InstructionBus(7);
     RegisterSelector A(1) \le InstructionBus(8);
    RegisterSelector A(2) \le InstructionBus(9);
```

```
RegisterSelector B(0) \le InstructionBus(4);
     RegisterSelector B(1) <= InstructionBus(5);
     RegisterSelector B(2) <= InstructionBus(6);
     LoadSelector <= '1'; -- Choose AddSubVA1 from Mux
     AddSubSelector <= '0'; -- select addition
     JumpFlag <= '0'; -- not JMP.Just increment address by 1
  end if;
-- NEG
  if ((InstructionBus(11)='0') AND (InstructionBus(10)='1') ) then
     RegisterEnable(0) <= InstructionBus(7);
     RegisterEnable(1) <= InstructionBus(8);
     RegisterEnable(2) <= InstructionBus(9);</pre>
     LoadSelector <= '1'; --Choose AddSumVal from Mux
     RegisterSelector B(0) \le InstructionBus(9);
     RegisterSelector B(1) \le InstructionBus(8);
     RegisterSelector B(2) \le InstructionBus(7);
     RegisterSelector A(0) \le 0';
     RegisterSelector A(1) \le 0';
     RegisterSelector A(2) \le 0';
     AddSubSelector <= '1';
     JumpFlag <= '0'; -- not JMP.Just increment address by 1
  end if;
-- JZR
  if ((InstructionBus(11)='1') AND (InstructionBus(10)='1') ) then
    RegisterEnable(0) <= InstructionBus(7);
     RegisterEnable(1) <= InstructionBus(8);
     RegisterEnable(2) <= InstructionBus(9);
    RegisterSelector A(0) \le InstructionBus(7);
    RegisterSelector A(1) \le InstructionBus(8);
```

```
RegisterSelector_A(2) <= InstructionBus(9);

if (RegJumpCheck = "0000") then

JumpFlag <= '1'; -- JMP instruction

JumpAddress(0) <= InstructionBus(0);

JumpAddress(1) <= InstructionBus(1);

JumpAddress(2) <= InstructionBus(2);

else

JumpFlag <= '0';

end if;

end if;

end process;

end Behavioral;
```

Simulations

TB InstructionDecoder.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity TB_InstructionDecoder is
-- Port ( );
end TB_InstructionDecoder;

architecture Behavioral of TB_InstructionDecoder is
component InstructionDecoder

Port ( InstructionBus : in STD_LOGIC_VECTOR (11 downto 0);
        RegJumpCheck : in STD_LOGIC_VECTOR (3 downto 0);
        RegisterEnable : out STD_LOGIC_VECTOR (2 downto 0);
        LoadSelector : out STD_LOGIC_VECTOR (3 downto 0);
        RegisterSelector_A : out STD_LOGIC_VECTOR (2 downto 0);
        RegisterSelector_B : out STD_LOGIC_VECTOR (2 downto 0);
        AddSubSelector : out STD_LOGIC_VECTOR (2 downto 0);
```

```
JumpFlag: out STD LOGIC;
      JumpAddress: out STD LOGIC VECTOR (2 downto 0));
end component;
signal InstructionBus: STD LOGIC VECTOR (11 downto 0);
signal RegJumpCheck: STD LOGIC VECTOR (3 downto 0);
signal RegisterEnable: STD LOGIC VECTOR (2 downto 0);
signal LoadSelector: STD LOGIC;
signal ImmediateValue: STD LOGIC VECTOR (3 downto 0);
signal RegisterSelector A: STD LOGIC VECTOR (2 downto 0);
signal RegisterSelector B: STD LOGIC VECTOR (2 downto 0);
signal AddSubSelector: STD LOGIC;
signal JumpFlag: STD LOGIC;
signal JumpAddress: STD LOGIC VECTOR (2 downto 0);
begin
UUT: InstructionDecoder PORT MAP (
   InstructionBus => InstructionBus,
   RegJumpCheck => RegJumpCheck,
   RegisterEnable => RegisterEnable,
   LoadSelector => LoadSelector,
   ImmediateValue => ImmediateValue,
   RegisterSelector A => RegisterSelector A,
    RegisterSelector B => RegisterSelector B,
    AddSubSelector=> AddSubSelector,
    JumpFlag => JumpFlag,
    JumpAddress
);
process
begin
InstructionBus <= "100010000001";
wait for 100 ns;
InstructionBus <= "100100000010";
```

```
wait for 100 ns;
InstructionBus <= "100110000011";
wait for 100 ns;
InstructionBus <= "001110010000";
wait for 100 ns;
InstructionBus <= "001110100000";
wait for 100 ns;
InstructionBus <= "001110110000";
wait for 100 ns;
InstructionBus <= "110000000110";
RegJumpCheck <= "0000"; -- set manually to zero to eecute JMP
wait for 100 ns;
InstructionBus <= "110000000110";
RegJumpCheck <= "0001"; -- set manually to non zero to not JMP
wait for 100 ns;
InstructionBus <= "000000000000";
wait;
end process;
System (slow clock+nano processor+7 segment ROM)
Sources
nano processor.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity nano processor is
  Port (Clk: in STD LOGIC;
```

```
Res: in STD LOGIC;
     Overflow: out STD_LOGIC;
     Zero: out STD LOGIC;
     Output: out STD LOGIC VECTOR (3 downto 0));
end nano processor;
architecture Behavioral of nano processor is
component Mux 2 to 1 bit 3
Port (S: in STD LOGIC;
     D0: in STD LOGIC VECTOR (2 downto 0);
     D1: in STD LOGIC VECTOR (2 downto 0);
     Y : out STD_LOGIC VECTOR (2 downto 0));
end component;
component Mux 2 to 1 bit 4
Port (S: in STD LOGIC;
     D0: in STD LOGIC VECTOR (3 downto 0);
     D1: in STD_LOGIC VECTOR (3 downto 0);
     Y: out STD LOGIC VECTOR (3 downto 0));
end component;
component Adder 3bit
Port (A: in STD LOGIC VECTOR (2 downto 0);
   S: out STD LOGIC VECTOR (2 downto 0));
end component;
component Mux 8 to 1 bit 4
Port (S: in STD LOGIC VECTOR (2 downto 0);
   D0: in STD LOGIC VECTOR (3 downto 0);
   D1: in STD LOGIC VECTOR (3 downto 0);
   D2: in STD LOGIC VECTOR (3 downto 0);
   D3: in STD LOGIC VECTOR (3 downto 0);
   D4: in STD LOGIC VECTOR (3 downto 0);
   D5: in STD LOGIC VECTOR (3 downto 0);
   D6: in STD LOGIC VECTOR (3 downto 0);
   D7: in STD LOGIC VECTOR (3 downto 0);
   Y: out STD LOGIC VECTOR (3 downto 0));
end component;
```

```
component ASUnit
Port (A: in STD LOGIC VECTOR (3 downto 0);
   B: in STD LOGIC VECTOR (3 downto 0);
   Selector: in STD LOGIC;
   S : out STD LOGIC VECTOR (3 downto 0);
   Zero: out STD LOGIC;
   Overflow: out STD LOGIC);
end component;
component InstructionDecoder
  Port (InstructionBus: in STD LOGIC VECTOR (11 downto 0);
   RegJumpCheck: in STD LOGIC VECTOR (3 downto 0);
   RegisterEnable: out STD LOGIC VECTOR (2 downto 0);
   LoadSelector: out STD LOGIC;
   ImmediateValue : out STD LOGIC VECTOR (3 downto 0);
   RegisterSelector A: out STD LOGIC VECTOR (2 downto 0);
   RegisterSelector B: out STD LOGIC VECTOR (2 downto 0);
   AddSubSelector: out STD LOGIC;
   JumpFlag: out STD LOGIC;
   JumpAddress: out STD LOGIC VECTOR (2 downto 0));
end component;
component ProgramCounter
Port (D: in STD LOGIC VECTOR (2 downto 0);
   Res: in STD LOGIC;
   Clk: in STD LOGIC;
   Q : out STD LOGIC VECTOR (2 downto 0));
end component;
component ROM
 Port (address: in STD LOGIC VECTOR (2 downto 0);
    data: out STD LOGIC VECTOR (11 downto 0));
end component;
component RegBank
  Port (
RegBank_EN: in STD_LOGIC_VECTOR(2 downto 0); -- Register enable which selects the
register
RegBank Clk: in STD LOGIC;
```

```
RegBank Res: in STD LOGIC;
RegBank D: in STD LOGIC VECTOR(3 downto 0); -- input of register bank
-- output of register bank
RegBank Q 0: out STD LOGIC VECTOR(3 downto 0); -- output of register 0
RegBank Q 1: out STD LOGIC VECTOR(3 downto 0); -- output of register 1
RegBank Q 2: out STD LOGIC VECTOR(3 downto 0); -- output of register 2
RegBank Q 3: out STD LOGIC VECTOR(3 downto 0); -- output of register 3
RegBank Q 4: out STD LOGIC VECTOR(3 downto 0); -- output of register 4
RegBank Q 5: out STD LOGIC VECTOR(3 downto 0); -- output of register 5
RegBank Q 6: out STD LOGIC VECTOR(3 downto 0); -- output of register 6
RegBank Q 7: out STD LOGIC VECTOR(3 downto 0) -- output of register 7
);
end component;
signal Out Mux 2 to 1 bit 3: STD LOGIC VECTOR(2 downto 0) := "000";
signal MemorySelect: STD LOGIC VECTOR(2 downto 0) := "000";
signal Out Adder 3bit: STD LOGIC VECTOR(2 downto 0) := "000";
signal JumpFlag: STD LOGIC:='0';
signal JumpAddress: STD LOGIC VECTOR(2 downto 0) := "000";
signal InstructionBus: STD LOGIC VECTOR(11 downto 0) := "0000000000000";
signal RegisterEnable: STD LOGIC VECTOR(2 downto 0) := "000";
signal LoadSelector: STD LOGIC:='0';
signal ImmediateValue: STD LOGIC VECTOR(3 downto 0) := "0000";
signal RegisterSelector_A: STD LOGIC VECTOR(2 downto 0) := "000";
signal RegisterSelector B: STD LOGIC VECTOR(2 downto 0) := "000";
signal AddSubSelector: STD LOGIC:='0';
signal RegJumpCheck: STD LOGIC VECTOR(3 downto 0) := "0000";
signal RegBank Q 0: STD LOGIC VECTOR(3 downto 0) := "0000"; -- output of register 0
signal RegBank Q 1: STD LOGIC VECTOR(3 downto 0) := "0000"; -- output of register 1
signal RegBank Q 2: STD LOGIC VECTOR(3 downto 0) := "0000"; -- output of register 2
signal RegBank Q 3: STD LOGIC VECTOR(3 downto 0) := "0000"; -- output of register 3
signal RegBank Q 4: STD LOGIC VECTOR(3 downto 0) := "0000"; -- output of register 4
signal RegBank Q 5: STD LOGIC VECTOR(3 downto 0) := "0000"; -- output of register 5
signal RegBank Q 6: STD LOGIC VECTOR(3 downto 0) := "0000"; -- output of register 6
signal RegBank Q 7: STD LOGIC VECTOR(3 downto 0) := "0000"; -- output of register 7
```

```
signal Out Mux B : STD LOGIC VECTOR(3 downto 0):= "0000";
signal RegBank D: STD LOGIC VECTOR(3 downto 0) := "0000";
signal Out_ASUnit: STD_LOGIC_VECTOR(3 downto 0) := "0000";
begin
-- 2-way 3-bit Mux
Mux 2 to 1 bit 3 0: Mux 2 to 1 bit 3
port map (
 S \Rightarrow JumpFlag
 D0=> Out Adder 3bit, -- JumpFlag = 0
 D1=> JumpAddress, -- JumpFlag = 1
 Y \Rightarrow Out Mux 2 to 1 bit 3
);
Adder 3bit 0: Adder 3bit
port map(
  A => MemorySelect,
  S => Out Adder 3bit
);
ProgramCounter 0: ProgramCounter
port map(
  D \Rightarrow Out Mux 2 to 1 bit 3,
  Res => Res,
  Clk => Clk,
  Q => MemorySelect
);
ROM 0: ROM
port map(
  address => MemorySelect,
  data => InstructionBus
);
```

```
InstructionDecoder 0: InstructionDecoder
port map(
  InstructionBus => InstructionBus,
  RegJumpCheck => RegJumpCheck,
  RegisterEnable => RegisterEnable,
  LoadSelector => LoadSelector,
  ImmediateValue => ImmediateValue,
  RegisterSelector A => RegisterSelector A,
  RegisterSelector B => RegisterSelector B,
  AddSubSelector => AddSubSelector,
  JumpFlag => JumpFlag,
  JumpAddress => JumpAddress
);
RegBank_0 : RegBank
  port map(
  RegBank EN => RegisterEnable, -- Register enable which selects the register
  RegBank Clk => Clk,
  RegBank Res => Res,
  RegBank D => RegBank D, -- input of register bank
  -- output of register bank
  RegBank Q 0 \Rightarrow RegBank Q 0, -- output of register 0
  RegBank Q 1 \Rightarrow RegBank Q 1, -- output of register 1
  RegBank Q 2 \Rightarrow RegBank Q 2, -- output of register 2
  RegBank Q 3 => RegBank Q 3, -- output of register 3
  RegBank Q 4 => RegBank Q 4, -- output of register 4
  RegBank Q 5 \Rightarrow RegBank Q 5, -- output of register 5
  RegBank Q 6 \Rightarrow RegBank Q 6, -- output of register 6
  RegBank Q 7 \Rightarrow RegBank Q 7 \rightarrow output of register 7 \rightarrow
  );
Mux 8 to 1 bit 4 A: Mux 8 to 1 bit 4
  port map(
    S \Rightarrow Register Selector A,
```

```
D0 => RegBank Q 0,
    D1=> RegBank Q 1,
    D2=> RegBank Q 2,
    D3 => RegBank_Q_3,
    D4=> RegBank Q 4,
    D5=> RegBank_Q_5,
    D6=> RegBank Q 6,
    D7=> RegBank Q 7,
    Y => RegJumpCheck
  );
Mux 8 to 1 bit 4 B: Mux 8 to 1 bit 4
    port map(
      S => RegisterSelector_B,
      D0 => RegBank Q 0,
      D1=> RegBank Q 1,
      D2=> RegBank Q 2,
      D3=> RegBank Q 3,
      D4=> RegBank Q 4,
      D5=> RegBank Q 5,
      D6=> RegBank Q 6,
      D7=> RegBank Q 7,
      Y \Rightarrow Out Mux B
    );
ASUnit 0: ASUnit
port map (
  A => RegJumpCheck,
  B => Out Mux B,
  Selector => AddSubSelector,
  S => Out ASUnit,
  Zero => Zero,
  Overflow => Overflow
);
Mux 2 to 1 bit 4 0: Mux 2 to 1 bit 4
port map(
  S => LoadSelector,
  D0 => ImmediateValue,
```

```
D1 => Out ASUnit,
  Y => RegBank D
);
Output <= RegBank Q 7;
end Behavioral;
System.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity System is
  Port (
  Clk: in STD LOGIC;
  Res: in STD LOGIC;
  Zero: out STD LOGIC;
  Overflow: out STD LOGIC;
  S 7Seg: out STD LOGIC VECTOR(6 downto 0);
  S out: out STD LOGIC VECTOR(3 downto 0);
  Anode: out STD LOGIC VECTOR(3 downto 0)
  );
end System;
architecture Behavioral of System is
component nano processor
  Port (Clk: in STD LOGIC;
   Res: in STD LOGIC;
   Overflow: out STD LOGIC;
   Zero: out STD LOGIC;
   Output: out STD LOGIC VECTOR (3 downto 0));
end component;
component LUT 16 7
  Port (address: in STD_LOGIC_VECTOR (3 downto 0);
```

```
data : out STD_LOGIC_VECTOR (6 downto 0));
end component;
component Slow Clk
Port (Clk in: in STD LOGIC;
   Clk out : out STD LOGIC);
end component;
signal Slow Clk out: STD LOGIC;
signal Reg7out : STD LOGIC VECTOR(3 downto 0);
begin
Slow Clk 0: Slow Clk
port map(
Clk in => Clk,
Clk out => Slow Clk out
);
nano processor 0: nano processor
port map(
Clk => Slow Clk out,
Res => Res,
Overflow => Overflow,
Zero => Zero,
Output => Reg7out
);
LUT 16 7 0:LUT 16 7
port map(
address => Reg7out,
data => S_7Seg
);
S out <= Reg7out;
Anode <= "1110";
end Behavioral;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Slow Clk is
Port ( Clk_in : in STD_LOGIC;
    Clk_out : out STD_LOGIC);
end Slow_Clk;
architecture Behavioral of Slow Clk is
signal count:integer:=1;
signal clk status:std logic:='0';
begin
  process(Clk in) begin
  if(rising edge(Clk in)) then
    count<=count+1;</pre>
    if(count=3000000) then
       clk status<= not clk status;
      Clk out<=clk_status;
       count \le 1;
    end if;
  end if;
  end process;
7 segment ROM
LUT_16_7.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
entity LUT 16 7 is
  Port (address: in STD_LOGIC_VECTOR (3 downto 0);
      data: out STD LOGIC VECTOR (6 downto 0));
```

```
end LUT_16_7;
architecture Behavioral of LUT 16 7 is
type rom type is array (0 to 15) of std logic vector(6 downto 0);
  signal sevenSegment ROM : rom type := (
    "1000000", -- 0
    "1111001", -- 1
     "0100100", -- 2
     "0110000", -- 3
     "0011001", -- 4
     "0010010", -- 5
    "0000010", -- 6
    "1111000", -- 7
     "0000000", -- 8
     "0010000", -- 9
     "0001000", -- a
     "0000011", -- b
    "1000110", -- c
    "0100001", -- d
     "0000110", -- e
    "0001110" -- f
  );
begin
  data <= sevenSegment ROM(to integer(unsigned(address)));</pre>
end Behavioral;
Simulations
TB Slow Clk.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Slow Clk is
-- Port ();
end TB Slow Clk;
architecture Behavioral of TB Slow Clk is
```

component Slow_Clk

```
Port ( Clk_in : in STD_LOGIC;
    Clk_out : out STD_LOGIC);
end component;
signal Clk in: STD LOGIC;
signal Clk_out : STD_LOGIC;
constant period : time := 10 ns;
begin
UUT : Slow Clk PORT MAP(
  Clk in => Clk in,
  Clk_out => Clk_out
);
process
begin
Clk in \leq 0';
wait for period/2;
Clk in <= '1';
wait for period/2;
end process;
end Behavioral;
TB_nano_processor.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB_nano_processor is
-- Port ();
end TB_nano_processor;
architecture Behavioral of TB_nano_processor is
```

```
component nano processor
Port (Clk: in STD LOGIC;
   Res: in STD LOGIC;
   Overflow: out STD LOGIC;
   Zero: out STD LOGIC;
   Output : out STD_LOGIC_VECTOR (3 downto 0));
end component;
signal Clk: STD LOGIC;
signal Res: STD LOGIC;
signal Overflow: STD LOGIC;
signal Zero: STD LOGIC;
signal Output: STD LOGIC VECTOR (3 downto 0);
constant period : time := 100 ns;
begin
UUT: nano processor PORT MAP (
    Clk => Clk,
    Res => Res,
    Overflow => Overflow,);
process
begin
Clk <= '0';
wait for period/2;
Clk <= '1';
wait for period/2;
end process;
process
begin
Res <= '1';
wait for period;
Res <= '0';
wait;
end process;
```

TB_System.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB_System is
-- Port ();
end TB_System;
architecture Behavioral of TB System is
component System
  Port (
Clk: in STD LOGIC;
Res: in STD LOGIC;
Zero: out STD LOGIC;
Overflow: out STD LOGIC;
S 7Seg: out STD LOGIC VECTOR(6 downto 0);
S out: out STD_LOGIC_VECTOR(3 downto 0)
);
end component;
signal Clk : STD LOGIC;
signal Res: STD LOGIC;
signal Zero: STD LOGIC;
signal Overflow: STD LOGIC;
signal S 7Seg: STD LOGIC VECTOR(6 downto 0);
signal S out: STD LOGIC VECTOR(3 downto 0);
constant period : time := 10 ns;
begin
UUT: System PORT MAP(
    Clk => Clk,
    Res => Res,
```

```
Zero => Zero,
    Overflow => Overflow,
    S_7Seg \Rightarrow S_7Seg
    S_out => S_out
);
process
begin
Clk <= '0';
wait for period/2;
Clk <= '1';
wait for period/2;
end process;
process
begin
Res <= '1';
wait for period;
Res <= '0';
wait;
end process;
end Behavioral;
```

Constraint File


```
## Clock signal
set property PACKAGE PIN W5 [get ports Clk]
      set property IOSTANDARD LVCMOS33 [get ports Clk]
      create clock -add -name sys clk pin -period 10.00 -waveform {0.5} [get ports Clk]
## LEDs
set property PACKAGE PIN U16 [get ports {S out[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {S out[0]}]
set property PACKAGE PIN E19 [get ports {S out[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {S out[1]}]
set property PACKAGE PIN U19 [get ports {S out[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {S out[2]}]
set property PACKAGE PIN V19 [get ports {S out[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {S out[3]}]
set property PACKAGE PIN P1 [get ports {Zero}]
      set property IOSTANDARD LVCMOS33 [get ports {Zero}]
set property PACKAGE PIN L1 [get ports {Overflow}]
      set property IOSTANDARD LVCMOS33 [get ports {Overflow}]
##7 segment display
set property PACKAGE PIN W7 [get ports {S 7Seg[0]}]
      set property IOSTANDARD LVCMOS33 [get_ports {S_7Seg[0]}]
set property PACKAGE PIN W6 [get ports {S 7Seg[1]}]
      set property IOSTANDARD LVCMOS33 [get_ports {S_7Seg[1]}]
set property PACKAGE PIN U8 [get ports {S 7Seg[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[2]}]
set property PACKAGE PIN V8 [get ports {S 7Seg[3]}]
      set property IOSTANDARD LVCMOS33 [get_ports {S_7Seg[3]}]
set property PACKAGE PIN U5 [get ports {S 7Seg[4]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {S_7Seg[4]}]
set property PACKAGE PIN V5 [get ports {S 7Seg[5]}]
      set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[5]}]
set property PACKAGE PIN U7 [get ports {S 7Seg[6]}]
      set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[6]}]
set property PACKAGE PIN U2 [get ports {Anode[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {Anode[0]}]
set property PACKAGE PIN U4 [get ports {Anode[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {Anode[1]}]
set property PACKAGE PIN V4 [get ports {Anode[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {Anode[2]}]
```

```
set_property PACKAGE_PIN W4 [get_ports {Anode[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Anode[3]}]


##Buttons
set_property PACKAGE_PIN U18 [get_ports {Res}]
set_property IOSTANDARD LVCMOS33 [get_ports {Res}]
```

4) All Timing Diagrams


1) ASUnit




2) 3-bit adder




3) 2-way 3-bit MUX




4) 2-way 4-bit MUX




5) 8-way 4-bit MUX






6) Program Counter



7) ROM




8) Instruction Decoder <u>Part-1</u>




Part-2




9) Register Bank Part-1




Part-2




Part-3



10) Slow Clock



11) Nano Processor



Conclusion

- In this lab we were able to verify the accuracy of our design by simulating and testing every component.
- Instead of using many parallel wires we used buses to design the circuit.
- This simple nano processor design could be extended to build a complex processor which could be able to do complex operations.
- Even though this processor satisfied our work we cannot work on larger problems since the processor is 4-bit wide.
- In this exercise we had to hard code assembly instructions as binary values because the microprocessor only understands machine language.
- Finally this project helped us to build our team work ability and instructors guided us to achieve this task.
- We add a program to calculate 1+2+3 in to the ROM. We tested our processor in other different programs to check whether other instructions such as NEG are working well.

Contribution by each member

W.T Rathnayaka: 210536K - 30 hours

Wrote source code for each component. Wrote constraint file. Assembling different components to make **nano processor.vhd**

Dewpura L.C.I.K: 210116A - 20 hours

Wrote source code for **System.vhd** assembling slow clock, 7 seven segment ROM and nano processor. Wrote test bench files for each component.

GitHub Link for all source codes

https://github.com/Ishdew/Nano-Processor