
## A2-5 Signal Conversion

Revision sheet

# 1 Analogue To Digital Converters

Audio starts out as an analogue signal, gets processed by a digital signal processor then gets turned back to analogue so we can hear it.




## 1.1 Flash ADC


Flash Analogue To Digital Converters are very quick. They use comparators and the following two comparator rules as the fundamentals to their operation

$$V_{IN} > V_{REF}$$
 :  $V_{OUT} = +V_{SAT}$   
 $V_{IN} < V_{REF}$  :  $V_{OUT} = -V_{SAT}$ 

where  $V_{IN}$  is the non-inverting in put and  $V_{REF}$  is the inverting input




The circuit diagram above is for a basic flash ADC (missing a component). The comparators will turn on if  $V_{IN}$  is above the reference voltage provided to their inverting input by the resistor ladder. The inputs and outputs have the following relationship



### 1.1.1 3-Bit Flash ADC

In the example below, a 'Priority Encoder' has also been added to the circuit diagram. This will generate a binary sequence based off of the highest input value it receives.




The diagram above also has an additional com-

parator - used to indicate if  $V_{IN}$  is out of range.

## 1.2 Digital Ramp ADC

This is a much slower ADC (than the Flash ADC), due to this, it isn't used in audio but is used in voltmeters. Block diagram for Digital Ramp ADC shown below.



When the start conversion switch is pressed, the counter is reset to 0. The counter then begins to count up, feeding a higher number to the DAC - this increases the DACs  $V_{OUT}$  in a stepped waveform. The clock signal will only go through if the output of the comparator is 1. This counting continues until DAC  $V_{OUT} > V_{IN}$  then the AND gate stops allowing pulses through so the counting stops and the value can be read off. The ADC does this cycle very quickly. If it overflows, it will continue looping around counting - without indicating this to the user.

### 1.2.1 Comparison With Flash ADC

Flash ADC is faster. Flash ADC is much more complex. Flash ADC is more expensive.

### 1.3 Equations

There are a number of equations needed for ADCs, mostly only applicable to the Flash ADC.

### 1.3.1 Resolution


The resolution is the minimum change in input voltage that will guarantee a change in the output voltage (basically, how sensitive the ADC is).  $resolution = \frac{input\ voltage\ range}{2^{number\ of\ bits}} = \frac{V_{REF}}{2^n}$ 

## 1.3.2 Average Quantization Error

Average quantization error =  $\frac{resolution}{2}$ 

# 2 Digital To Analogue Converters


DACs are based off of an op-amp summing amplifier. A recap is shown below.



$$\begin{split} V_{OUT} &= -R_f \left( \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} + \frac{V_4}{R_4} \right) \\ Input_n \ gain &= \frac{-R_f}{R_n} \end{split}$$

## 2.1 Converting To DAC

The output of the summing amplifer is inverted compared to the input. This is a problem! To solve this, we add another inverting amplifer with gain -1, which will invert the signal to the right way around.



In the circuit diagram above, D is the most significant bit and A is the least significant bit. The gain of the individual inputs can be calculated as follows

$$G_D = \frac{-10}{30} = \frac{-1}{3}$$


$$G_C = \frac{-10}{60} = \frac{-1}{6}$$

$$G_B = \frac{-10}{120} = \frac{-1}{12}$$

$$G_A = \frac{-10}{240} = \frac{-1}{24}$$

The relationship between the inputs and output can be shown in a table as follows

Binary number input				V M	V M
D	С	В	Α	<b>V</b> <sub>1</sub> /V	V <sub>OUT</sub> /V
0	0	0	0	0	0
0	0	0	1	-0.5	0.5
0	0	1	0	-1.0	1.0
0	0	1	1	-1.5	1.5
0	1	0	0	-2.0	2.0
0	1	0	1	-2.5	2.5
0	1	1	0	-3.0	3.0
0	1	1	1	-3.5	3.5
1	0	0	0	-4.0	4.0
1	0	0	1	-4.5	4.5
1	0	1	0	-5.0	5.0
1	0	1	1	-5.5	5.5
1	1	0	0	-6.0	6.0
1	1	0	1	-6.5	6.5
1	1	1	0	-7.0	7.0
1	1	1	1	-7.5	7.5



The step-size can also be calculated using the following equation (this is **NOT** in the formula book)


0111

0101

$$stepSize = V_{L1} \frac{R_F}{R_{LSE}}$$


 $stepSize = V_{L1} \frac{R_F}{R_{LSB}}$  where  $V_{L1}$  is the logic 1 voltage and  $R_{LSB}$  is the resistor value of the least significant bit. The number of steps =  $2^n - 1$  where n is the number of bits.

### $\mathbf{3}$ Digital Audio Systems



### 3.1 Sampling Gate

audio is 'sampled' at set frequen-Digital The quality of the final recording cies. will depend on how frequent this sampling is.



The sampling frequency can be calculated using the following equation

$$f = \frac{1}{T}$$

After being processed by the sampling gate, the signal is quantized in the time domain and the voltage is still analogue.

#### 3.1.1 Aliasing

When a sample rate is too low, the signal changes. This is called aliasing. To avoid aliasing, we can use the Nyquist Theorem. The Nyquist theorem states that the sample frequency must be at least 2 times the maximum signal frequency.

### Low Pass Filter

The low pass filter prevents aliasing as it blocks frequencies  $> \frac{1}{2}f_s$ 

### 3.3 **Bit-Rate**

Input

Bit Rate is the number of bits per second. It can be calculated using the following equation.

bit  $rate = f_s \times num$  bits per sample where  $f_s$  is the sample frequency.

### 3.4 File Size

The file size is the size of the final file. It can be calculated using the following equation.

 $file\ size = bit\ rate \times sampling\ time$ 

#### 3.5 Outputs

The DAC outputs a staircase waveform, this is passed through another LPF which smoothens the waveform. The Low Pass Filfilters out the high frequencies which in square waves (due to Fourier Analysis).

