MADVLSI: Miniproject 2

Thomas Jagielski

February 2021

1 Design Files

GitHub link to design files: https://github.com/ThomasJagielski/MADVLSI-MP2.

2 Schematic

For this miniproject two conditions were considered. The first used transistors all with strength 1, and the second used strength 2 transistors in the pull down network. As shown in the simulation results section later, the strength 1 transistor circuit does not propagate the signal through the shift register properly. Thus, as discussed by Massimo Antonio Sivilotti in Wiring Considerations in Analog VLSI Systems, with Application to Field-Programmable Networks, the write-ability problem is present under slow transistor conditions. As a result, transistors with strength 2 in the pull down network were used in the design for increased robustness, as demonstrated through corner analysis in the simulation section. Unless indicated otherwise, the circuit being shown uses pull-down transistors of strength 2 as shown in Figure 1.

The following image shows a layout driven schematic for the CSRL positive-edge triggered D flip-flop with a ratio of 2 between the strength of the pull down transistors and the pass transistors.




Figure 1: CSRL Positive Edge Triggered D Flip-Flop Layout Driven Schematic

3 Xschem Simulation

3.1 Schematic

The following image shows the test schematic and configuration used to simulate the circuit's function.




Figure 2: Simulation Schematic for Width 1 and Width 2 Cases

3.2 Simulation Results




Figure 3: TT Model Simulation for Circuit Shown in Figure 1

We find that through corner analysis that the circuit functions as expected and similarly to what is shown in the figure above under all edge case considerations. Figures showing each of the corner case results can be seen at the following link https://github.com/ThomasJagielski/MADVLSI-MP2/tree/main/images/width_2_simulations.

3.2.1 Simulation with All Strength 1 Transistors

We will find that under the TT model, a circuit configuration with all transistors being strength 1 works as we expect. The output waveform for this model is shown below.




Figure 4: TT Model Simulation Strength Ratio 1 Transistors

However, we will find that through corner analysis this circuit does not function as expected using the SF and SS models. The output waveform shown below demonstrates the write-ability issue mentioned by Sivilotti with the SS models,




Figure 5: SS Model Simulation Strength Ratio 1 Transistors

For the output waveforms in each of the cases please refer to the following link, https://github.com/ThomasJagielski/MADVLSI-MP2/tree/main/images/width_1_simulations.

As a result of the write-ability issue demonstrated above, the pull down network was sized with a strength ratio of 2 transistors to ensure robust designs that are run invariant.

4 Layout

4.1 Single Flip-Flop Cell




Figure 6: Single Positive Edge Triggered Flip-Flop Cell

4.2 Inverter




Figure 7: Inverter Cell for Dn Input from D

4.3 4-Bit Shift Register




Figure 8: 4-Bit Shift Register Comprised of Latches Shown in Figure 6 and an Inverter as Shown in Figure 7

Cell Dimensions		
Case	Width [Microns]	Height [Microns]
Without Inverter	11.40	14.05
With Inverter	12.50	14.05

5 Layout Verses Schematic

The following comp.out file shows the LVS output for the width 2 pull-down transistor schematic and layout. The "mismatches" at the top refer to the use of VP and VDD as well as VN and GND. We find at the end that when checking for net equalities the schematic and layout match.

```
Equate elements: no current cell.
2 Equate elements: no current cell.
4 Cell inverter disconnected node: CLK
6 Subcircuit summary:
7 Circuit 1: inverter
                                             |Circuit 2: inverter
9 sky130_fd_pr__pfet_01v8 (1)
                                             |sky130_fd_pr__pfet_01v8 (1)
10 sky130_fd_pr__nfet_01v8 (1)
                                             |sky130_fd_pr__nfet_01v8 (1)
                                             |Number of devices: 2
Number of devices: 2
Number of nets: 4
                                             |Number of nets: 4
14 Circuits match uniquely.
15 Netlists match uniquely.
17 Subcircuit pins:
                                             |Circuit 2: inverter
18 Circuit 1: inverter
20 Y
                                              | Y
                                              l A
21 A
22 VP
                                              | VDD **Mismatch**
23 VN
                                              |GND **Mismatch**
25 Cell pin lists are equivalent.
Device classes inverter and inverter are equivalent.
27 Class CSRL_D_FF: Merged 2 devices.
29 Subcircuit summary:
30 Circuit 1: CSRL_D_FF
                                             |Circuit 2: CSRL_D_FF
32 sky130_fd_pr__pfet_01v8 (8)
                                             |sky130_fd_pr__pfet_01v8 (8)
33 sky130_fd_pr__nfet_01v8 (8)
                                             |sky130_fd_pr__nfet_01v8 (8)
34 Number of devices: 16
                                             |Number of devices: 16
Number of nets: 13 **Mismatch**
                                             |Number of nets: 15 **Mismatch**
 -----
37 NET mismatches: Class fragments follow (with fanout counts):
38 Circuit 1: CSRL_D_FF
                                            |Circuit 2: CSRL_D_FF
41 Net: CLK
                                             |Net: CLK
  sky130_fd_pr_nfet_01v8/2 = 4
                                             | sky130_fd_pr_pfet_01v8/2 = 4
   sky130_fd_pr__pfet_01v8/2 = 4
                                             | sky130_fd_pr_nfet_01v8/2 = 4
43
45 (no matching net)
                                              |Net: VDD
                                               sky130_fd_pr_pfet_01v8/4 = 8
46
47
48 (no matching net)
                                             |Net: GND
                                              | sky130_fd_pr_nfet_01v8/4 = 8
```

```
(no matching net)
                                               |Net: VN
53
                                                  sky130_fd_pr__nfet_01v8/(1|3)
     = 4
                                               |Net: VP
  (no matching net)
                                                 sky130_fd_pr__pfet_01v8/(1|3)
     = 4
59
61 Net: D
                                               |(no matching net)
    sky130_fd_pr__pfet_01v8/(1|3) = 1
64 Net: Dn
                                               |(no matching net)
    sky130_fd_pr_pfet_01v8/(1|3) = 1
65
  (no matching net)
                                                  sky130_fd_pr__pfet_01v8/(1|3)
70
  (no matching net)
                                               |Net: D
                                                 sky130_fd_pr__pfet_01v8/(1|3)
77 Net: a_30_1320#
                                               |(no matching net)
    sky130_fd_pr_nfet_01v8/(1|3) = 2
    sky130_fd_pr_pfet_01v8/2 = 1
79
    sky130_fd_pr_pfet_01v8/(1|3) = 2
    sky130_fd_pr_nfet_01v8/2 = 1
81
82
83 Net: a_30_1950#
                                               |(no matching net)
    sky130_fd_pr_pfet_01v8/(1|3) = 2
    sky130_fd_pr_pfet_01v8/2 = 1
    sky130_fd_pr__nfet_01v8/(1|3) = 2
86
    sky130_fd_pr_nfet_01v8/2 = 1
89
  (no matching net)
                                               |Net: net3
91
                                                  sky130_fd_pr__nfet_01v8/(1|3)
92
     = 2
                                                  sky130_fd_pr__pfet_01v8/(1|3)
     = 2
                                                  sky130_fd_pr_pfet_01v8/2 = 1
94
                                                  sky130_fd_pr_nfet_01v8/2 = 1
95
```

```
(no matching net)
                                                |Net: net4
                                                   sky130_fd_pr__nfet_01v8/(1|3)
      = 2
                                                   sky130_fd_pr__pfet_01v8/(1|3)
99
      = 2
                                                   sky130_fd_pr_pfet_01v8/2 = 1
100
                                                   sky130_fd_pr_nfet_01v8/2 = 1
104
Net: VN
                                                (no matching net)
     sky130_fd_pr_nfet_01v8/4 = 8
106
     sky130_fd_pr_nfet_01v8/(1|3) = 4
107
109 Net: VP
                                                |(no matching net)
110
    sky130_fd_pr_pfet_01v8/4 = 8
     sky130_fd_pr_pfet_01v8/(1|3) = 4
113
114
115 Net: a_290_1950#
                                                |(no matching net)
     sky130_fd_pr_pfet_01v8/(1|3) = 2
116
117
Net: a_290_1320#
                                                |(no matching net)
    sky130_fd_pr__pfet_01v8/(1|3) = 2
123 Net: a_30_710#
                                                |(no matching net)
    sky130_fd_pr_nfet_01v8/(1|3) = 2
125
126 Net: a_30_n30#
                                                |(no matching net)
     sky130_fd_pr_nfet_01v8/(1|3) = 2
129
131 (no matching net)
                                                |Net: net5
                                                   sky130_fd_pr__pfet_01v8/(1|3)
      = 2
  (no matching net)
                                                |Net: net6
134
                                                   sky130_fd_pr__pfet_01v8/(1|3)
      = 2
  (no matching net)
                                                |Net: net1
139
                                                   sky130_fd_pr__nfet_01v8/(1|3)
140
      = 2
141
```

```
|Net: net2
142 (no matching net)
                                                    sky130_fd_pr__nfet_01v8/(1|3)
144
146
147 Net: Qn
                                                 |(no matching net)
    sky130_fd_pr_pfet_01v8/(1|3) = 1
    sky130_fd_pr_nfet_01v8/2 = 1
149
    sky130_fd_pr_pfet_01v8/2 = 1
150
    sky130_fd_pr_nfet_01v8/(1|3) = 2
153 Net: Q
                                                 |(no matching net)
    sky130_fd_pr_pfet_01v8/2 = 1
    sky130_fd_pr_nfet_01v8/(1|3) = 2
    sky130_fd_pr_pfet_01v8/(1|3) = 1
156
    sky130_fd_pr_nfet_01v8/2 = 1
160
  (no matching net)
162
                                                    sky130_fd_pr__nfet_01v8/(1|3)
                                                    sky130_fd_pr__pfet_01v8/(1|3)
163
      = 1
                                                    sky130_fd_pr_pfet_01v8/2 = 1
164
                                                    sky130_fd_pr_nfet_01v8/2 = 1
165
167
  (no matching net)
                                                 |Net: Qn
                                                    sky130_fd_pr__nfet_01v8/(1|3)
      = 2
                                                    sky130_fd_pr_pfet_01v8/2 = 1
169
                                                    sky130_fd_pr_nfet_01v8/2 = 1
170
                                                    sky130_fd_pr__pfet_01v8/(1|3)
      = 1
173 DEVICE mismatches: Class fragments follow (with node fanout counts):
  Circuit 1: CSRL_D_FF
                                                |Circuit 2: CSRL_D_FF
177 Instance: sky130_fd_pr__nfet_01v83
                                                |(no matching instance)
    (1,3) = (12,2)
    2 = 8
179
    4 = 12
180
181
183 Instance: sky130_fd_pr__nfet_01v85
                                                 |(no matching instance)
    (1,3) = (12,2)
184
    2 = 8
    4 = 12
187
189
```

```
Instance: sky130_fd_pr__nfet_01v81
                                                  (no matching instance)
191
    (1,3) = (6,5)
192
    2 = 8
193
    4 = 12
194
195
197 Instance: sky130_fd_pr__nfet_01v811
                                                 |(no matching instance)
     (1,3) = (6,5)
     2 = 8
199
    4 = 12
200
203
Instance: sky130_fd_pr__nfet_01v813
                                                  |(no matching instance)
    (1,3) = (6,2)
206
    2 = 6
     4 = 12
208
209
Instance: sky130_fd_pr__nfet_01v814
                                                  |(no matching instance)
212
    (1,3) = (6,2)
     2 = 6
213
    4 = 12
214
Instance: sky130_fd_pr__nfet_01v86
                                                 |(no matching instance)
    (1,3) = (12,5)
    2 = 5
     4 = 12
222
223
225 Instance: sky130_fd_pr__nfet_01v815
                                               |(no matching instance)
    (1,3) = (12,5)
226
     2 = 5
227
    4 = 12
232
233 (no matching instance)
                                                  |Instance:
      sky130_fd_pr__nfet_01v8M3
                                                     (1,3) = (6,5)
234
                                                     2 = 8
235
                                                     4 = 8
236
239 (no matching instance)
                                                  |Instance:
      \tt sky130\_fd\_pr\_\_nfet\_01v8M4
240
                                                  | (1,3) = (6,5)
```

```
2 = 8
241
                                                       4 = 8
243
244
246
247 (no matching instance)
                                                    |Instance:
      sky130_fd_pr__nfet_01v8M6
                                                        (1,3) = (5,4)
248
                                                        2 = 5
249
                                                        4 = 8
251
252
253 (no matching instance)
                                                    |Instance:
      sky130_fd_pr_nfet_01v8M8
                                                        (1,3) = (5,4)
254
                                                        2 = 5
255
                                                        4 = 8
256
259
261 (no matching instance)
                                                    |Instance:
      \tt sky130\_fd\_pr\_\_nfet\_01v8M11
                                                       (1,3) = (4,2)
                                                       2 = 8
263
                                                        4 = 8
264
265
267 (no matching instance)
                                                    |Instance:
      sky130_fd_pr__nfet_01v8M12
                                                       (1,3) = (4,2)
268
                                                       2 = 8
                                                        4 = 8
270
273
275 (no matching instance)
                                                    |Instance:
      sky130_fd_pr__nfet_01v8M15
                                                        (1,3) = (6,2)
276
                                                        2 = 6
                                                        4 = 8
278
279
   (no matching instance)
                                                    |Instance:
      sky130_fd_pr__nfet_01v8M16
                                                       (1,3) = (6,2)
282
                                                        2 = 6
283
                                                        4 = 8
```

```
Instance: sky130_fd_pr__pfet_01v84
                                                 (no matching instance)
289
    (1,3) = (12,2)
290
    2 = 8
    4 = 12
293
294
Instance: sky130_fd_pr__pfet_01v88
                                                 |(no matching instance)
     (1,3) = (12,2)
     2 = 8
297
    4 = 12
298
301
303 Instance: sky130_fd_pr__pfet_01v80
                                                 |(no matching instance)
    (1,3) = (5,2)
304
    2 = 5
     4 = 12
306
307
                                                  |(no matching instance)
309 Instance: sky130_fd_pr__pfet_01v89
    (1,3) = (5,2)
310
     2 = 5
311
    4 = 12
312
Instance: sky130_fd_pr__pfet_01v82
                                                 |(no matching instance)
    (1,3) = (12,6)
    2 = 6
319
     4 = 12
320
321
323 Instance: sky130_fd_pr__pfet_01v810
                                                 |(no matching instance)
    (1,3) = (12,6)
324
     2 = 6
325
    4 = 12
327
330
331 Instance: sky130_fd_pr__pfet_01v87
                                                 |(no matching instance)
    (1,3) = (6,1)
    2 = 8
333
    4 = 12
334
337 Instance: sky130_fd_pr__pfet_01v812
                                                  |(no matching instance)
    (1,3) = (6,1)
338
     2 = 8
  4 = 12
```

```
343
345 (no matching instance)
                                                    |Instance:
      sky130_fd_pr__pfet_01v8M1
                                                       (1,3) = (4,2)
346
                                                       2 = 8
                                                        4 = 8
348
349
   (no matching instance)
                                                    |Instance:
      sky130_fd_pr__pfet_01v8M2
                                                       (1,3) = (4,2)
352
                                                       2 = 8
                                                       4 = 8
355
357
358
   (no matching instance)
                                                    |Instance:
      sky130\_fd\_pr\_\_pfet\_01v8M5
                                                       (1,3) = (5,2)
360
                                                       2 = 5
361
                                                        4 = 8
363
364
   (no matching instance)
                                                    |Instance:
      sky130_fd_pr__pfet_01v8M7
                                                       (1,3) = (5,2)
366
                                                        2 = 5
367
                                                        4 = 8
373 (no matching instance)
                                                    |Instance:
      sky130\_fd\_pr\_\_pfet\_01v8M9
                                                        (1,3) = (6,1)
374
                                                        2 = 8
375
                                                        4 = 8
376
378
   (no matching instance)
                                                    |Instance:
      sky130_fd_pr__pfet_01v8M10
                                                       (1,3) = (6,1)
                                                       2 = 8
381
                                                        4 = 8
382
385
```

```
387 (no matching instance)
                                              |Instance:
      sky130_fd_pr__pfet_01v8M13
                                                 (1,3) = (6,4)
388
                                                 2 = 6
389
                                                 4 = 8
393 (no matching instance)
                                              |Instance:
     sky130_fd_pr__pfet_01v8M14
                                                 (1,3) = (6,4)
                                                 2 = 6
395
                                                 4 = 8
396
399 Netlists do not match.
   Flattening non-matched subcircuits CSRL_D_FF CSRL_D_FF
401 Subcircuit summary:
402 Circuit 1: shift_register_final.spice
                                             |Circuit 2:
     shift_register_lvs_xschem.spice
   _____|
404 inverter (1)
                                              |inverter (1)
405 sky130_fd_pr__pfet_01v8 (32)
                                              |sky130_fd_pr__pfet_01v8 (32)
406 sky130_fd_pr__nfet_01v8 (32)
                                              |sky130_fd_pr__nfet_01v8 (32)
407 Number of devices: 65
                                              |Number of devices: 65
408 Number of nets: 37
                                              |Number of nets: 37
410 Circuits match uniquely.
Property errors were found.
412 Netlists match uniquely.
413 There were property errors.
414 CSRL_D_FF_3/sky130_fd_pr__nfet_01v813 vs. CSRL_D_FF5/
     sky130_fd_pr__nfet_01v8M15:
  w circuit1: 2 circuit2: 1
                                  (delta=66.7\%, cutoff=1\%)
416 CSRL_D_FF_3/sky130_fd_pr__nfet_01v814 vs. CSRL_D_FF5/
     sky130_fd_pr__nfet_01v8M16:
  w circuit1: 2 circuit2: 1
                                  (delta=66.7%, cutoff=1%)
418 CSRL_D_FF_2/sky130_fd_pr__nfet_01v813 vs. CSRL_D_FF4/
     sky130_fd_pr__nfet_01v8M15:
   w circuit1: 2 circuit2: 1
                                  (delta=66.7%, cutoff=1%)
420 CSRL_D_FF_2/sky130_fd_pr__nfet_01v814 vs. CSRL_D_FF4/
     sky130_fd_pr__nfet_01v8M16:
  w circuit1: 2 circuit2: 1
                                  (delta=66.7\%, cutoff=1\%)
422 CSRL_D_FF_1/sky130_fd_pr__nfet_01v813 vs. CSRL_D_FF3/
     sky130_fd_pr__nfet_01v8M15:
   w circuit1: 2 circuit2: 1
                                  (delta=66.7\%, cutoff=1\%)
424 CSRL_D_FF_1/sky130_fd_pr__nfet_01v814 vs. CSRL_D_FF3/
     sky130_fd_pr__nfet_01v8M16:
  w circuit1: 2 circuit2: 1
                                  (delta=66.7\%, cutoff=1\%)
426 CSRL_D_FF_0/sky130_fd_pr__nfet_01v813 vs. CSRL_D_FF2/
     sky130_fd_pr__nfet_01v8M15:
w circuit1: 2 circuit2: 1
                                  (delta=66.7\%, cutoff=1\%)
428 CSRL_D_FF_0/sky130_fd_pr__nfet_01v814 vs. CSRL_D_FF2/
     {\tt sky130\_fd\_pr\_\_nfet\_01v8M16}:
  w circuit1: 2 circuit2: 1
                                  (delta=66.7\%, cutoff=1\%)
430 Cells have no pins; pin matching not needed.
431 Device classes shift_register_final.spice and shift_register_lvs_xschem.
     spice are equivalent.
```

```
432 Circuits match uniquely.
```

- Property errors were found.
- The following cells had property errors: shift_register_final.spice