16.482 / 16.561: Computer Architecture and Design Fall 2013

Lecture 8: Key Questions November 4, 2013

1.	What do we mean by "speculation?"
2.	Why must we separate instruction completion from instruction commit in a processor that allows speculative execution?
3.	What is a reorder buffer (ROB), and what is its purpose?
4.	Describe the fields in each ROB entry.

5. Describe the differences in Tomasulo's Algorithm when speculation is	

Example: Follow the execution of the code below through all cycles, showing the appropriate state for each piece of hardware in Tomasulo's Algorithm with speculation. Fill in the tables provided. Assume 2 cycle latency (1 EX, 1 MEM) for loads/stores, 6 cycles for multiply, 2 cycles for integer addition, and 1 cycle for the branch.

Reservation stations:

Name	Busy?	Ор	Vj	Vk	Qj	Qk	Α	Cycle Reserved	Cycle Cleared

Register result status table

F0	F2	F4	R1	R2

ROB

RU	Ор	Dest	Value	Ready
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				

1	2	3																	
IF	IS	EX																	
	IF	IS																	
		IF																	
	IF		IF IS																

7. How do we handle exceptions in a speculative machine?

8. Define fine-grained and coarse-grained multithreading.

9. Define simultaneous multithreading.

16.482/16.561: Computer Architecture & Design
Fall 2013

Instructor: M. Geiger
Lecture 7: Key Questions

Multithreading example

Assume you are using a processor with the following characteristics:

- 4 functional units: 2 ALUs, 1 memory port (load/store), 1 branch
- In-order execution

Given the three threads below, show how these instructions would execute using:

- Fine-grained multithreading
- Coarse-grained multithreading
 - o Switch threads on any stall over 2 cycles
- Simultaneous multithreading
 - o Thread 1 is preferred, followed by Thread 2 and Thread 3

You should assume any two instructions without stalls between them are independent.

Threads:

111100000		
Thread 1:	Thread 2:	Thread 3:
ADD.D	SUB.D	L.D
L.D	stall	stall
stall	L.D	stall
stall	S.D	stall
stall	L.D	stall
stall	stall	stall
SUB.D	ADD.D	stall
S.D	stall	ADD.D
stall	BNE	stall
BEQ		stall
		S.D
		stall
		stall
		BEQ

16.482/16.561: Computer Architecture & Design Fall 2013 Instructor: M. Geiger Lecture 7: Key Questions

Extra space to work on multithreading example