# 16.482 / 16.561: Computer Architecture and Design Fall 2013

Lecture 9: Key Questions November 18, 2013

1.	Describe the levels of a basic memory hierarchy.
2.	Define the following: hit, miss, hit rate, miss rate
2.	Define the following. Int, miss, int face, miss face
3.	Define and list the formula for average memory access time (AMAT)

16.482/16.561: Computer Architecture & Design
Fall 2013

Instructor: M. Geiger
Lecture 9: Key Questions

## 4. **AMAT Example:** Given the following:

Cache: 1 cycle access time
Memory: 100 cycle access time
Disk: 10,000 cycle access time

What is the average memory access time if the cache hit rate is 90% and the memory hit rate is 80%?

5. Explain the principle of locality, and define temporal and spatial locality.

16.482/16.561: Computer Architecture & Design	ì
Fall 2013	

Instructor: M. Geiger Lecture 9: Key Questions

6. Explain the basic physical organization of a cache.

7. Define the different types of block placement.

16.482/16.561: Computer Architecture & Design Fall 2013

Instructor: M. Geiger Lecture 9: Key Questions

8. Example: You are given a cache with 16 lines (numbered 0-15), and a main memory module holding 2048 blocks of the same size as each cache block. Determine which cache line(s) will be used for each memory block below if the cache is (i) direct-mapped or (ii) 4-way set associative.

Block #	Cache line(s): direct-mapped	Cache line(s): 4-way set associative
0		
13		
249		

9. How are blocks identified in the cache? Show how an address can be broken down and identify the role of each field in a cache access.

16.482/16.561: Computer Architecture & Design
Fall 2013

Instructor: M. Geiger
Lecture 9: Key Questions

## 10. Example: Given the following:

- 32-bit address
- 32 KB direct-mapped cache
- 64-byte blocks

What are the sizes for the tag, index, and block offset fields?

16.482/16.561: Computer Architecture & Design
Fall 2013

Instructor: M. Geiger
Lecture 9: Key Questions

- 11. Example: Say we have the following cache organization
  - Direct-mapped
  - 4-byte blocks
  - 32 B cache
  - 6-bit memory addresses

Given the addresses 3, 4, 6, 11, 37, and 43, answer the following questions:

- a. Which addresses belong to the exact same block (i.e., both tag and index are equal)?
- b. Which addresses map to the same cache line, but are part of different blocks (i.e., index numbers are equal, but tags are different?

<u>Hint:</u> Must convert all addresses into binary, then determine the appropriate values for each field.

12. Explain what it means for a block to be evicted from the cache. When an eviction is required in a set-associative cache, how do we choose which block to evict?

13. Describe the two different cache write policies. Which one is more commonly used, and why?

Instructor: M. Geiger Lecture 9: Key Questions Fall 2013

14. Example: Given the final cache and memory state shown (after walking through the first five instructions in the direct-mapped cache access example):

### **MEMORY:**

Address		Address	
0	78	8	18
1	29	9	21
2	120	10	33
3	123	11	28
4	18	12	19
5	150	13	200
6	162	14	210
7	173	15	225

#### **CACHE:**

٧	D	Tag	Data		
1	0	1	18	21	
0	0	0	0	0	
1	1	1	19	29	
0	0	0	0 0		

Determine the new cache state, as well as any modified registers and/or memory blocks, after each access listed below.

Access	Modified Cache			Cache s	tate		Modified
Access	register	٧	D	Tag	Da	ata	mem. block
lb \$t1,3(\$zero)							
sb \$t0,2(\$zero)							
lb \$t0,11(\$zero)							

- 15. Example: Given a 4-way set associative cache, and five blocks (A, B, C, D, E) that all map to the same set, determine which block is evicted on the access to block E in each of the access sequences below if we use LRU replacement:
- a. A, B, C, D, E

b. A, B, C, D, B, C, A, D, A, C, D, B, A, E

c. A, B, C, D, C, B, A, C, A, C, B, E

Instructor: M. Geiger Lecture 9: Key Questions Fall 2013

16. Example: Given the final set-associative cache and memory state shown (after walking through the first five instructions in the set-associative cache example):

#### **MEMORY:**

Address		Address				
0	78	8	18			
1	29	9	21			
2	120	10	33			
3	123	11	28			
4	18	12	19			
5	150	13	200			
6	162	14	210			
7	173	15	225			

#### **CACHE:**

V	D	MRU	Tag	Da	ata
1	0	1	10	18	21
1	1	0	11	19	29
0	0	0	00	0	0
0	0	0	00	0	0

Determine the new cache state, as well as any modified registers and/or memory blocks, after each access listed below.

Access	Modified		Cache state					Modified
Access	register	V	D	MRU	Tag	Da	ata	mem. block
lb \$t1,3(\$zero)								
120 401/3(41010)								
lb \$t0,11(\$zero)								
15 000,11(02010)								
sb \$t0, 2(\$zero)								
SD 900, 2(92610)								