The following four pages contain references for use during the exam: tables containing the 80386 instruction set and condition codes. You do not need to submit these sheets when you finish.

Remember that:

- Most instructions can have at most one memory operand.
- Brackets [] around a register name, immediate, or combination of the two indicates an effective address. That address is in the data segment unless otherwise specified.
 - o Example: MOV AX, [10H] → contents of DS:10H moved to AX
- Parentheses around a logical address mean "the contents of memory at this address".
 - \circ Example: (DS:10H) \rightarrow the contents of memory at logical address DS:10H

Category	Instruction	Example	Meaning
	Move	MOV AX, BX	AX = BX
	Move & sign-extend	MOVSX EAX, DL	EAX = DL, sign-extended
			to 32 bits
	Move and zero-extend	MOVZX EAX, DL	EAX = DL, zero-extended
			to 32 bits
Data	Exchange	XCHG AX, BX	Swap contents of AX, BX
transfer	Load effective	LEA AX, [BX+SI+10H]	AX = BX + SI + 10H
	address		
	Load full pointer	LDS AX, [10H]	AX = (DS:10H)
			DS = (DS:12H)
		1 00 HDV [100H]	TDV (DG 100H)
		LSS EBX, [100H]	EBX = (DS:100H) SS = (DS:104H)
	Add	ADD AX, BX	AX = AX + BX
	Add with carry	ADC AX, BX	AX = AX + BX + CF
	Increment	INC [DI]	(DS:DI) = (DS:DI) + 1
	Subtract	SUB AX, [10H]	AX = AX - (DS:10H)
	Subtract with borrow	SBB AX, [10H]	AX = AX - (DS:10H) $AX = AX - (DS:10H) - CF$
	Decrement	DEC CX	$\begin{array}{c} AX - AX - (DS \cdot 10H) - CF \\ CX = CX - 1 \end{array}$
	Negate (2's	NEG CX	CX = -CX
	complement)	NEG CA	CACA
	Unsigned multiply	MUL BH	AX = BH * AL
	(all operands are non-	MUL CX	(DX,AX) = CX * AX
	negative, regardless	MUL DWORD PTR [10H]	(EDX, EAX) = (DS:10H) *
Λ with at: a	of MSB value)		EAX
Arithmetic	Signed multiply	IMUL BH	AX = BH * AL
	(all operands are	IMUL CX	(DX,AX) = CX * AX
	signed integers in 2's	IMUL DWORD PTR[10H]	(EDX,EAX) = (DS:10H) *
	complement form)		EAX
	Unsigned divide	DIV BH	AL = AX / BH (quotient)
			AH = AX % BH (remainder)
		DIV CX	AX = EAX / CX (quotient)
			DX = EAX % CX (remainder)
		D.111 ED11	
		DIV EBX	EAX = (EDX, EAX) / EBX (Q)
			EDX = (EDX, EAX) % EBX (R)

Category	Instruction	Example	Meaning
	Logical AND	AND AX, BX	AX = AX & BX
Logical	Logical inclusive OR	OR AX, BX	AX = AX BX
	Logical exclusive OR	XOR AX, BX	$AX = AX ^ BX$
	Logical NOT	NOT AX	AX = ~AX
	(1's complement)		
	Shift left	SHL AX, 7	$AX = AX \ll 7$
	1: 1 - 1-10 -: 1-1	SAL AX, CX	AX = AX << CX
	Logical shift right	SHR AX, 7	AX = AX >> 7
	(treat value as		(upper 7 bits = 0)
	unsigned, shift in 0s) Arithmetic shift right	SAR AX, 7	AX = AX >> 7
	(treat value as signed;		(upper 7 bits = MSB of
Shift/rotate	maintain sign)		original value)
(NOTE: for	Rotate left	ROL AX, 7	AX = AX rotated left by 7
all instructions		·	(lower 7 bits of AX =
except			upper 7 bits of original
RCL/RCR,			value)
CF = last	Rotate right	ROR AX, 7	AX=AX rotated right by 7
bit shifted			(upper 7 bits of AX =
out)			lower 7 bits of original
,	Detete left through	DOI AV 7	value) (CF,AX) rotated left by 7
	Rotate left through	RCL AX, 7	(Treat CF & AX as 17-bit
	carry		value with CF as MSB)
	Rotate right through	RCR AX, 7	(AX,CX) rotated right by
	carry		7
			(Treat CF & AX as 17-b8t
			value with CF as LSB)
	Bit test	BT AX, 7	CF = Value of bit 7 of AX
	Bit test and reset	BTR AX, 7	CF = Value of bit 7 of AX
		_	Bit 7 of AX = 0
	Bit test and set	BTS AX, 7	CF = Value of bit 7 of AX
	Dit toot and	DTC AV 7	Bit 7 of AX = 1 CF = Value of bit 7 of AX
	Bit test and complement	BTC AX, 7	Bit 7 of AX is flipped
	Bit scan forward	BSF DX, AX	DX = index of first non-
Bit test/	Dit Scarriorward		zero bit of AX, starting
scan			with bit 0
			ZF = 0 if AX = 0, 1
			otherwise
	Bit scan reverse	BSR DX, AX	DX = index of first non-
			zero bit of AX, starting
			with MSB
			ZF = 0 if AX = 0, 1
			otherwise

Category	Instruction	Example	Meaning			
	Clear carry flag	CLC	CF = 0			
	Set carry flag	STC	CF = 1			
	Complement carry	CMC	CF = ~CF			
Поя	flag					
	Clear interrupt flag	CLI	IF = 0			
Flag control	Set interrupt flag	STI	IF = 1			
CONTROL	Load AH with	LAHF	AH = FLAGS			
	contents of flags					
	register					
	Store contents of AH	SAHF	FLAGS = AH			
	in flags register		(Updates SF,ZF,AF,PF,CF)			
	Compare	CMP AX, BX	Subtract AX - BX			
Conditional			Updates flags			
tests	Byte set on condition	SETCC AH	AH = FF if condition true			
	11		AH = 0 if condition false			
	Unconditional jump	JMP label	Jump to label			
	Conditional jump	Jcc label	Jump to label if condition true			
	Loop	LOOP label				
	Loop	LOOP label	Decrement CX; jump to label if CX != 0			
Jumps and	Loop if equal/zero	LOOPE label	Decrement CX; jump to			
loops	Loop ii equal/zero	LOOPE label	label if (CX != 0) &&			
			(ZF == 1)			
	Loop if not equal/zero	LOOPNE label	Decrement CX; jump to			
	2009 11 1101 04441/2010	LOOPNZ label	label if (CX != 0) &&			
			(ZF == 0)			
Subroutine-	Call subroutine	CALL label	Jump to label; save			
related			address of instruction			
instructions			after CALL			
	Return from	RET label	Return from subroutine			
	subroutine		(jump to saved address			
			from CALL)			
	Push	PUSH AX	SP = SP - 2			
			(SS:SP) = AX			
		DUGU EAV	SP = SP - 4			
		PUSH EAX	SP = SP - 4 (SS:SP) = EAX			
	Pon	POP AX	$(SS \cdot SP) = EAX$ $AX = (SS \cdot SP)$			
	Pop	FOF AA	$\begin{array}{ccc} AX &= & (SS \cdot SP) \\ SP &= & SP + 2 \end{array}$			
		POP EAX	EAX = (SS:SP)			
			SP = SP + 4			
	Push flags	PUSHF	Store flags on stack			
	Pop flags	POPF	Remove flags from stack			
	Push all registers	PUSHA	Store all general purpose			
			registers on stack			
	Pop all registers	POPA	Remove general purpose			
	-		registers from stack			

Condition code	Meaning	Flags
0	Overflow	OF = 1
NO	No overflow	OF = 0
В	Below	
NAE	Not above or equal	CF = 1
С	Carry	
NB	Not below	
AE	Above or equal	CF = 0
NC	No carry	
S	Sign set	SF = 1
NS	Sign not set	SF = 0
Р	Parity	PF = 1
PE	Parity even	FF = I
NP	No parity	PF = 0
PO	Parity odd	F1 = 0
E	Equal	ZF = 1
Z	Zero	Z1 - 1
NE	Not equal	ZF = 0
NZ	Not zero	21 - 0
BE	Below or equal	CF OR ZF = 1
NA	Not above	01 01(21 = 1
NBE	Not below or equal	CF OR ZF = 0
Α	Above	01 01(21 = 0
L	Less than	SF XOR OF = 1
NGE	Not greater than or equal	01 X01(01 = 1
NL	Not less than	SF XOR OF = 0
GE	Greater than or equal	31 X31 31 = 0
LE	Less than or equal	(SF XOR OF) OR ZF = 1
NG	Not greater than	(31 701(31) 31(21 = 1
NLE	Not less than or equal	(SF XOR OF) OR ZF = 0
G	Greater than	(3. 7.31. 31) 31. 21 = 0

The following two pages contain tables listing the PIC 16F684 instruction set and memory map.

Remember that, in the table below:

- f = a register file address
- W = the working register
- d = destination select: "F" for a file register, "W" for the working register
- b = bit position within an 8-bit file register
- k = literal field, constant data or label
- PC = the program counter
- C = the carry bit in the status register
- Z = the zero bit in the status register

TABLE 13-2: PIC16F684 INSTRUCTION SET

Mnemonic, Operands		Bassaile di sa	Oveles	14-Bit Opcode				Status	
		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0xxx	XXXX	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0.0	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	_	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
		BIT-ORIENTED FILE F	EGISTER OPER	RATION	IS			•	
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CO	TROL OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	_	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	_	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

FIGURE 2-2: DATA MEMORY MAP OF THE PIC16F684

	Address		Address
Indirect Addr. (1)	00h	Indirect Addr. (1)	80h
TMR0	01h	OPTION_REG	81h
PCL	02h	PCL	82h
STATUS	03h	STATUS	83h
FSR	04h	FSR	84h
PORTA	05h	TRISA	85h
	06h		86h
PORTC	07h	TRISC	87h
	08h		88h
	09h		89h
PCLATH	0Ah	PCLATH	8Ah
INTCON	0Bh	INTCON	8Bh
PIR1	0Ch	PIE1	8Ch
	0Dh		8Dh
TMR1L	0Eh	PCON	8Eh
TMR1H	0Fh	OSCCON	8Fh
T1CON	10h	OSCTUNE	90h
TMR2	11h	ANSEL	91h
T2CON	12h	PR2	92h
CCPR1L	13h	TIVE	93h
CCPR1H	14h		94h
CCP1CON	-	WPUA	_
PWM1CON	15h	IOCA	95h
	16h	IOCA	96h
ECCPAS	17h		97h
WDTCON	18h	VDCON	98h
CMCON0	19h	VRCON	99h
CMCON1	1Ah	EEDAT	9Ah
	1Bh	EEADR	9Bh
	1Ch	EECON1	9Ch
	1Dh	EECON2 ⁽¹⁾	9Dh
ADRESH	1Eh	ADRESL	9Eh
ADCON0	1Fh	ADCON1 General	9Fh
	20h	Purpose	A0h
		Registers	
General		32 Bytes	BFh
Purpose			
Registers			
96 Bytes			
•			
	6Fh		
	70	A 705 751	F0h
	7Fh	Accesses 70h-7Fh	FFh
Bank 0	-	Bank 1	
Unimplemented da	ata memor ysical regi	y locations, read as '0'	

Source for all figures: "PIC 16F684 Data Sheet", Microchip Technology, Inc. http://ww1.microchip.com/downloads/en/DeviceDoc/41202F-print.pdf