The following five pages contain the x86 instruction set and condition codes, and a description of typical subroutine stack frame usage. You do not need to submit these pages.

## Remember that:

- Most instructions can have at most one memory operand.
- Brackets [] around a register name, immediate, or combination of the two indicates an effective address.
  - Example: MOV AX, [10H] → contents of address 10H moved to AX
- Parentheses around a logical address mean "the contents of memory at this address".
  - $\circ$  Example: (10H)  $\rightarrow$  the contents of memory at address 10H

Category	Instruction	Example	Meaning
	Move	MOV AX, BX	AX = BX
	Move & sign-extend	MOVSX EAX, DL	EAX = DL, sign-extended
	-		to 32 bits
	Move and zero-extend	MOVZX EAX, DL	EAX = DL, zero-extended
Data			to 32 bits
transfer	Exchange	XCHG AX, BX	Swap contents of AX, BX
	Load effective	LEA AX, [BX+SI+10H]	AX = BX + SI + 10H
	address		
	Conditional move	CMOVcc AL, BL	AL = BL if condition
			true, unchanged otherwise
	Add	ADD AX, BX	AX = AX + BX
	Add with carry	ADC AX, BX	AX = AX + BX + CF
	Increment	INC [EDI]	(EDI) = (EDI) + 1
	Subtract	SUB AX, [10H]	AX = AX - (10H)
	Subtract with borrow	SBB AX, [10H]	AX = AX - (10H) - CF
	Decrement	DEC CX	CX = CX - 1
	Negate (2's	NEG CX	CX = -CX
	complement)		
	Multiply	IMUL BH	AX = BH * AL
	Unsigned: MUL		
	(all operands are non-	IMUL CX	(DX, AX) = CX * AX
Arithmetic	negative)		
Anumeuc	Signed: IMUL	MUL DWORD PTR [10H]	(EDX, EAX) = (10H) * EAX
	(all operands are		
	signed integers in 2's		
	complement form)		
	Divide	DIV BH	AL = AX / BH (quotient)
	Unsigned: DIV		AH = AX % BH (remainder)
	(all operands are non-		
	negative)	IDIV CX	AX = EAX / CX (quotient)
	Signed: IDIV		DX = EAX % CX (remainder)
	(all operands are	D.11. DD1.	
	signed integers in 2's	DIV EBX	EAX = (EDX, EAX) / EBX (Q)
	complement form)		EDX = (EDX, EAX) % EBX (R)

Category	Instruction	Example	Meaning
	Logical AND	AND AX, BX	AX = AX & BX
Logical	Logical inclusive OR	OR AX, BX	$AX = AX \mid BX$
	Logical exclusive OR	XOR AX, BX	$AX = AX ^ BX$
	Logical NOT	NOT AX	$AX = \sim AX$
	(1's complement)		
	Shift left	SHL AX, 7	$AX = AX \ll 7$
		SAL AX, CX	$AX = AX \ll CX$
	Logical shift right	SHR AX, 7	AX = AX >> 7
	(treat value as		(upper 7 bits = 0)
	unsigned, shift in 0s)		
	Arithmetic shift right	SAR AX, 7	AX = AX >> 7
Shift/rotate	(treat value as signed;		(upper 7 bits = MSB of
(NOTE: for	maintain sign)		original value)
all	Rotate left	ROL AX, 7	AX = AX rotated left by 7
instructions			(lower 7 bits of AX =
except			upper 7 bits of original
RCL/RCR,	Dotate violet	DOD 314 7	value)
CF = last bit shifted	Rotate right	ROR AX, 7	AX=AX rotated right by 7 (upper 7 bits of AX =
			lower 7 bits of AX -
out)			value)
	Rotate left through	RCL AX, 7	(CF,AX) rotated left by 7
	carry	ICH AA, /	(Treat CF & AX as 17-bit
	Carry		value with CF as MSB)
	Rotate right through	RCR AX, 7	(AX,CX) rotated right 7
	carry		(Treat CF & AX as 17-b8t
			value with CF as LSB)
	Bit test	BT AX, 7	CF = Value of bit 7 of AX
	Bit test and reset	BTR AX, 7	CF = Value of bit 7 of AX
			Bit 7 of $AX = 0$
	Bit test and set	BTS AX, 7	CF = Value of bit 7 of AX
			Bit 7 of $AX = 1$
	Bit test and	BTC AX, 7	CF = Value of bit 7 of AX
	complement		Bit 7 of AX is flipped
Bit test/	Bit scan forward	BSF DX, AX	DX = index of first non-
scan			zero bit of AX, starting
			with bit 0
			ZF = 0 if $AX = 0$ , 1
	Dit com movemen	DOD DV AV	otherwise
	Bit scan reverse	BSR DX, AX	DX = index of first non-
			zero bit of AX, starting
			with MSB
			ZF = 0 if $AX = 0$ , 1 otherwise
			OCHETATSE


Category	Instruction	Example	Meaning			
	Compare	CMP AX, BX	Subtract AX - BX			
Conditional tests			Updates flags			
tests	Byte set on condition	SETCC AH	AH = 1 if condition true			
	-		AH = 0 if condition false			
	Unconditional jump	JMP label	Jump to label			
	Conditional jump	Jcc label	Jump to label if			
	-		condition true			
	Loop	LOOP label	Decrement CX; jump to			
lumne and			label if CX != 0			
Jumps and loops	Loop if equal/zero	LOOPE label	Decrement CX; jump to			
10003		LOOPZ label	label if (CX != 0) &&			
			(ZF == 1)			
	Loop if not equal/zero	LOOPNE label	Decrement CX; jump to			
		LOOPNZ label	label if (CX != 0) &&			
			(ZF == 0)			
	Call subroutine	CALL label	Jump to label; save			
			address of instruction			
			after CALL			
	Return from	RET label	Return from subroutine			
	subroutine		(jump to saved address			
			from CALL)			
	Push	PUSH AX	SP = SP - 2			
			(SP) = AX			
Subroutine-		PUSH EAX	SP = SP - 4			
related		202 211	(SP) = EAX			
instructions	Pop	POP AX	AX = (SP)			
			SP = SP + 2			
		POP EAX	EAV - (CD)			
		POP EAX	EAX = (SP) $SP = SP + 4$			
	Duch flore	PUSHF	Store flags on stack			
	Push flags	POPF	Remove flags from stack			
	Pop flags	PUSHA	Store all general purpose			
	Push all registers	FUSHA	registers on stack			
	Don all registers	POPA	Remove general purpose			
	Pop all registers	FOPA				
			registers from stack			

Condition code	Meaning	Flags
0	Overflow	OF = 1
NO	No overflow	OF = 0
В	Below	
NAE	Not above or equal	CF = 1
С	Carry	
NB	Not below	
AE	Above or equal	CF = 0
NC	No carry	
S	Sign set	SF = 1
NS	Sign not set	SF = 0
Р	Parity	PF = 1
PE	Parity even	11 - 1
NP	No parity	PF = 0
PO	Parity odd	11 - 0
E	Equal	ZF = 1
Z	Zero	Z1 - 1
NE	Not equal	ZF = 0
NZ	Not zero	21 - 0
BE	Below or equal	CF OR ZF = 1
NA	Not above	0. 0
NBE	Not below or equal	CF OR ZF = 0
Α	Above	0. 0
L	Less than	SF XOR OF = 1
NGE	Not greater than or equal	or horror
NL	Not less than	SF XOR OF = 0
GE	Greater than or equal	3. 7.31. 3.
LE	Less than or equal	(SF XOR OF) OR ZF = 1
NG	Not greater than	(3. 7.31.31 ) 31.21 – 1
NLE	Not less than or equal	(SF XOR OF) OR ZF = 0
G	Greater than	(3. 7.3.(3. ) 3.(2. )

## x86 subroutine details:

- Subroutine arguments are passed on the stack, and can be accessed within the body of the subroutine starting at address EBP+8.
- At the start of each subroutine:
  - Save EBP on the stack
  - o Copy the current value of the stack pointer (ESP) to EBP
  - o Create space within the stack for each local variable by subtracting the appropriate value from ESP. For example, if your function uses four integer local variables, each of which contains four bytes, subtract 16 from ESP.
  - o Local variables can then be accessed starting at the address EBP-4.
- A subroutine's return value is typically stored in EAX.

## Typical x86 stack frame (lecture 14; slides 8-9)



The following two pages contain tables listing the PIC 16F1829 instruction set. You do not need to submit these pages with your exam.

Remember that, in the table below:

- f = a register file address
- W = the working register
- d = destination select: "F" for a file register, "W" for the working register
- b = bit position within an 8-bit file register
- k = literal field, constant data or label
- PC = the program counter
- C = the carry bit in the status register
- Z = the zero bit in the status register

TABLE 29-3: PIC16(L)F1825/1829 ENHANCED INSTRUCTION SET

Mnemonic, Operands		Description	Cycles	14-Bit Opcode			•	Status	Notes
		Description		MSb			LSb	Affected	Notes
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	0.0	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	0.0	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f. d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	z	2
	f. d	Inclusive OR W with f	1	00				Z	2
	f. d	Move f	1	0.0	1000		ffff	7	2
	f	Move W to f	1	0.0	0000		ffff	_	2
	f. d	Rotate Left f through Carry	1	0.0			ffff	С	2
	f. d	Rotate Right f through Carry	1	00	1100		ffff	C	2
	f. d	Subtract W from f	li	00	0010		ffff	C. DC. Z	2
	f, d	Subtract with Borrow W from f	1	11		dfff		C. DC. Z	2
	f. d	Swap nibbles in f	1	0.0	1110		ffff	0, 00, 2	2
	f. d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
7.01.111	1, 0	BYTE ORIENTED SKIP O	PERATIO		0110	4222		_	
DECFSZ	f. d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
DEGLOZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
INCF5Z	i, u	· '				ulli	IIII		1, 2
		BIT-ORIENTED FILE REGIST						<b>.</b>	
DOI	f, b	Bit Clear f	1	01	dd00	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
•		BIT-ORIENTED SKIP OF	PERATIO	NS		•			
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL OPERATIONS									
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

TABLE 29-3: PIC16(L)F1825/1829 ENHANCED INSTRUCTION SET (CONTINUED)

Mnemonic,		Description	Cycles	14-Bit Opcode			Status	Notes	
Oper	ands	Description	Cycles	MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	_	Relative Branch with W	2	0.0	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	_	Call Subroutine with W	2	0.0	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	_	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPERA	TIONS						
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	_	No Operation	1	0.0	0000	0000	0000		
OPTION	_	Load OPTION_REG register with W	1	0.0	0000	0110	0010		
RESET	_	Software device Reset	1	0.0	0000	0000	0001		
SLEEP	_	Go into Standby mode	1	0.0	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	0.0	0000	0110	Offf		
		C-COMPILER OPT	IMIZED	•					
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	0.0	0000	0001	0nmm	Z	2, 3
		modifier, mm							
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	kkkk	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	0.0	0000	0001	$1 \mathrm{nmm}$		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk	kkkk		2

**Source for table:** "PIC16(L)F1825/1829 Data Sheet", Microchip Technology, Inc. http://ww1.microchip.com/downloads/en/DeviceDoc/41440C.pdf