Ερώτημα 1

Κώδικας:

```
Ln#
 1
      LIBRARY ieee;
 2
      USE ieee.std logic 1164.all;
 3
 4
      entity test reg8 is
 5
      end test reg8;
 6
     architecture test b of test reg8 is
 7
 8
      signal D1: std logic vector(3 downto 0):= "0110";
 9
10
      signal Q1: std logic vector(3 downto 0);
      signal R1: std logic:= '1';
11
      signal C1: std logic;
12
13
14
      component reg8 port (
      D: IN STD LOGIC VECTOR (3 DOWNTO 0);
15
      Resetn, Clock: IN STD LOGIC;
16
17
      Q: OUT STD LOGIC VECTOR(3 DOWNTO 0));
18
19
     end component;
20
21
     begin
      R8: reg8 PORT MAP (D=> D1, Q=> Q1, Resetn=>R1, Clock=> C1);
22
23
24
   Clock process : PROCESS
25
       BEGIN
        C1 <= '0';
26
        WAIT FOR 5 ps;
27
28
        C1 <= '1';
        WAIT FOR 5 ps;
29
30
      END PROCESS;
31
       Stimulus_process : PROCESS
33
       BEGIN
34
35
        WAIT FOR 10 ps;
36
        D1 <= "1110";
37
        WAIT FOR 10 ps;
38
        D1 <= "1010";
39
        WAIT FOR 10 ps;
40
41
         WAIT:
42
      END PROCESS;
43
44
     END test b;
45
```

Wave



Κώδικας TestBench:


```
Ln#
 1
       LIBRARY ieee;
 2
       USE ieee.std logic 1164.all;
 3
 4
       entity test reg8 is
 5
       end test reg8;
 6
 7
       architecture test b of test reg8 is
 8
       signal D1: std_logic_vector(3 downto 0):= "0110";
signal Q1: std_logic_vector(3 downto 0);
 9
10
11
       signal R1: std_logic:= '1';
12
        signal Cl: std logic;
13
14
       component reg8 port (
15
       D: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
16
       Resetn, Clock: IN STD LOGIC;
17
       Q: OUT STD LOGIC VECTOR(3 DOWNTO 0));
18
19
       end component;
20
21
       begin
22
        R8: reg8 PORT MAP (D=> D1, Q=> Q1, Resetn=>R1, Clock=> C1);
23
24
      Clock_process : PROCESS
25
        BEGIN
26
          C1 <= '0';
27
           WAIT FOR 5 ps;
28
          C1 <= '1';
29
           WAIT FOR 5 ps;
30
        END PROCESS;
31
32
33
         Stimulus process : PROCESS
         BEGIN
34
35
          WAIT FOR 10 ps;
36
          D1 <= "1110";
37
           WAIT FOR 10 ps;
38
           D1 <= "1010";
39
           WAIT FOR 10 ps;
40
           WAIT;
41
        END PROCESS;
42
43
44
      END test b;
45
```

Ερώτημα 3

Κώδικας:

```
library ieee;
use ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
USE ieee.numeric std.ALL;
entity regfile is
 generic ( dw : natural := 4;
size : natural := 4;
adrw : natural := 2);
port ( A : in std logic vector(dw-1 downto 0);
rAddrl: in std logic vector(adrw-1 downto 0);
rAddr2: in std logic vector(adrw-1 downto 0);
wAddr : in std_logic_vector(adrw-1 downto 0);
we : in std logic;
clk : in std logic;
 reset : in std logic;
 B : out std logic vector(dw-1 downto 0);
 C : out std logic vector(dw-1 downto 0));
end regfile;
architecture behavioral of regfile is
type regArray is array(0 to size-1) of std logic vector(dw-1 downto 0);
signal regfile : regArray;
begin
process(clk)
begin
if (clk'event and clk='0') then
  if we='l' then
    regfile(to integer(unsigned(Addr))) <= A;
  end if;
 end if;
 end process;
C <= regfile(to_integer(unsigned(Addr)));</pre>
end behavioral;
```

Wave



Κώδικας TestBench:

```
library ieee;
use ieee.std logic 1164.all;
entity regfile ext tb is
end regfile ext tb;
architecture behav of regfile_ext_tb is
component regfile ext is
generic (
dw: natural := 4;
sz: natural := 4;
addrw: natural := 2
);
port (
a: in std logic vector(dw-1 downto 0);
raddrl: in std logic vector(addrw-1 downto 0);
raddr2: in std logic vector(addrw-1 downto 0);
waddr: in std logic vector(addrw-1 downto 0);
we: in std logic;
clk: in std logic;
rst: in std logic;
b: out std logic vector(dw-1 downto 0);
c: out std logic_vector(dw-l downto 0)
);
end component;
signal s dw: natural := 4;
signal s sz: natural := 4;
signal s addrw: natural := 2;
signal s a: std logic vector(s dw-1 downto 0);
signal s raddrl:std logic vector(s addrw-1 downto 0);
signal s raddr2:std logic vector(s addrw-1 downto 0);
signal s waddr: std logic vector(s addrw-1 downto 0);
signal s we: std logic;
signal s_clk: std_logic;
signal s_rst: std_logic;
signal s b: std logic vector(s dw-1 downto 0);
signal s c: std logic vector(s dw-1 downto 0);
begin
 uut: regfile ext port map (
  a => s_a,
  raddrl => s_raddrl,
  raddr2 => s raddr2,
  waddr => s waddr,
  we => s we,
  clk => s clk,
  rst => s_rst,
  b => s b,
  c => s_c
 );
```

```
process begin
 s we <= '1';
 s clk <= '1';
 s_rst <= '1';
 wait for 250 ns;
 s we <= 'l';
 s_clk <= '0';
  s rst <= '0';
  s_raddr1 <= "00";
 s_raddr2 <= "00";
  s_waddr <= "00";
 s_a <= "0101";
 wait for 250 ns;
 s we <= '1';
 s_clk <= '1';
  s rst <= '1';
 wait for 250 ns;
  s_we <= '1';
  s_clk <= '0';
  s rst <= '0';
  s_raddr1 <= "01";
  s_raddr2 <= "01";
  s_waddr <= "01";
  s a <= "1010";
  wait for 250 ns;
 s we <= '1';
 s clk <= '1';
 s_rst <= '1';
 wait for 250 ns;
 s_we <= '1';
  s_clk <= '0';
  s_rst <= '0';
  s_raddr1 <= "10";
  s_raddr2 <= "10";
  s waddr <= "10";
  s_a <= "0000";
  wait for 250 ns;
  s we <= '1';
  s clk <= '1';
  s rst <= '1';
  wait for 250 ns;
  s we <= '1';
  s_clk <= '0';
  s_rst <= '0';
  s_raddr1 <= "11";
   s_raddr2 <= "11";
  s_waddr <= "11";
  s_a <= "11111";
  wait for 250 ns;
end process;
end behav;
```