


BCM968380FHGU

BCM968380FHGU - TOC

=====

Page	DESCRIPTION
1	BCM968380FHGU - Block Diagram
2	BCM968380FHGU - Power regulators
3	BCM968380FHGU - DDR3 + NAND
4	BCM968380FHGU - G/EPON
5	BCM968380FHGU - EPHY
6	BCM968380FHGU - BCM43131/BCM43217
7	BCM968380FHGU - WLAN RF
8	BCM968380FHGU - VOICE
9	BCM968380FHGU- PCIe_USB
10	BCM968380FHGU - Power decoupling
11	BCM968380FHGU - Change History

Reference Design - Block Diagram



Revision History

See last page for detailed changes list

REVISION	ECO	DATE	REWORK	REASON
X100			N/A	Preliminary
P103		Feb 28, 2013	N/A	Release to fabrication
P104		Mar 08, 2013	N/A	Correct HVG_IN and HVG_FB resistor values
P201		Mar 13, 2013	N/A	Layout change to correct BCM68380F symbol
P301		Apr 18, 2013	N/A	Connect Jtag RST to SYS_RESET_B
P302		Apr 29, 2013	N/A	Various minor changes
P401		July 28, 2013	N/A	Updated HVG circuit

Broadcom Confidential
All Rights Reserved

Broadcom Corporation reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design.

Information furnished by Broadcom Corporation is believed to be accurate and reliable.







However, Broadcom Corporation does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.




Broadcom, the pulse logo, Connecting everything? and the Connecting everything logo are among the trademarks of Broadcom Corporation and/or its affiliates in the United States, certain other countries and/or the EU. Any other trademarks or trade names mentioned are the property of their respective owners.

Broadcom Corporation 5300 California Avenue Irvine, California 92617			
Title BCM968380FHGU - Block Diagram			
Size A3	Document Number 824-125279-0040 (P401)	Rev 01	
Date: Thursday, January 09, 2014		Sheet 1	of 10

[illegible]

The diagram shows a DC-DC converter circuit. The input is 12V IN, which goes through a 100K resistor (R131) and a 25V capacitor (C130) to the VIN pin of the MP1456. A 100K resistor (R132) connects the 12V IN to the feedback pin (FB). A 25V capacitor (C140) is connected to the VIN pin. The MP1456 is configured with a feedback network consisting of resistors R131, R132, and R133. The output is taken from the OUT pin, which is connected to a 25V capacitor (C145) and a 100K resistor (R133). The output voltage is labeled as Vout=0.8(1+R1/R2). The circuit is powered by a 5V0 2A source and includes a TEST POINT at the output.

[illegible]




The DDR3 interface on the ZL board based on the 68980F chip must use the following straps in order to accommodate the correct frv. In order to achieve the supported frqv (333MHz DDR3 clk rate) you need to use the following strap


DDR Strap	GPIO#	Value
STRAP_DDR_2	GPIO_45	0
STRAP_DDR_1	GPIO_44	1
STRAP_DDR_0	GPIO_43	0

PIN name GPIO STRAP NAME +3.3V STRAP pin has


STRAP_DDR_2	GPIO_45	DDR_CFG_2	4.7k (DN)	Internal pull-down
STRAP_DDR_1	GPIO_44	DDR_CFG_1	4.7k (UP)	Internal pull-up
STRAP_DDR_0	GPIO_43	DDR_CFG_0	4.7k (DN)	Internal pull-down

1. STRAP_TX_EN	GPIO_58	STRAP_TX_EN	4.7k (DN)	Internal pull-up
NAND_CE	GPIO_21	SDIO_CFG_0	4.7k (DN)	Internal pull-down
NAND_CS#	GPIO_22	SDIO_CFG_1	4.7k (DN)	Internal pull-down
NAND_DATA_7	GPIO_23	SDIO_CFG_2	4.7k (DN)	Internal pull-down
NAND_DATA_6	GPIO_24	SDIO_CFG_3	4.7k (DN)	Internal pull-down
NAND_DATA_5	GPIO_25	SDIO_CFG_4	4.7k (DN)	Internal pull-down
NAND_DATA_4	GPIO_26	NAND_PAGE_SIZE_1	4.7k (UP)	Internal pull-up
NAND_DATA_3	GPIO_27	NAND_PAGE_SIZE_0	4.7k (UP)	Internal pull-up
NAND_DATA_2	GPIO_28	NAND_ADDR_SIZE_1	4.7k (UP)	Internal pull-up
NAND_DATA_1	GPIO_29	NAND_ADDR_SIZE_0	4.7k (UP)	Internal pull-up
NAND_DATA_0	GPIO_27	NAND_ADDR_SIZE_0	4.7k (DN)	Internal pull-down







Example for Tx connection to TRX:



Note: Same connectivity for EPON and GPON Optical Transceivers

SFF Optical Transceiver





Broadcom Corporation
5300 California Avenue
Irvine, California 92617



Title		
G/EPON Optics Module		
Size	Document Number	Rev
Custom	BCM968380FHGU	01
Date:	Thursday, January 09, 2014	Sheet 4 of 10

Route RD+/- and TD+/- pairs with
100-ohms differential trace impedance




Broadcom Corporation
5300 California Avenue
Irvine, California 92617





Title		Quad EPHY	
Size	Custom	Document Number	BCM968380FHGU
Date:	Thursday, January 09, 2014	Sheet	5 of 10
Rev		01	

Broadcom Confidential
All Rights Reserved




CRITICAL components must not be substituted.


BCM43xxx's Int. Regulator:
Install R23 and remove components inside box A



OPTIONS	INSTALL	DO NOT INSTALL
External LDO, U5	BOX A	R23
WLAN chip internal LDO	R23	BOX A





CRITICAL
components must not be substituted.




43217 with iTR (Internal T/R Switch):
Install R15 and R16 . DEPOP U3 and U2

43217 with eTR (External T/R Switch):
Install U3 and U2 . DEPOP R15 and R16







USB2.0 - Layout Guidelines & Notes

1. The Dp and Dn traces are length matched, with max differential skew, within 20mils
2. Differential trace length must be less than 5 inches
3. No more than 2 vias per trace, prefer zero.
4. Never split the ground plane under differential pair routing
5. Route differential pairs above the GND plane.
6. Differential impedance is 90 ohms for USB.
7. Adjacent differential pairs should be separated by at least 3 times the trace width.
(e.g. 7.5 mil trace, leave >22.5mils between adjacent diff pairs)
8. Stitch gnd vias around each differential pair, but NOT between a given pair.

Broadcom Confidential
All Rights Reserved

Broadcom Corporation 5300 California Avenue Irvine, California 92617			
Title PCI-E / USB / UART			
Size B	Document Number BCM968380FHGU	Rev 01	
Date: Thursday, January 09, 2014		Sheet 9 of 10	

