Digital microsystems design

Marius Marcu

Objectives

- Specific objective
 - I/O ports
 - Parallel I/O design and programming
 - Serial I/O design and programming
 - Interrupts

Outline

- I/O ports
- Parallel interface
 - Introduction
 - Implementation
 - Addressing
 - Operation modes
 - Applications
- Serial interface
 - Introduction
 - Implementation
 - Addressing
 - Applications

- An I/O port of a microsystem is an interface between the microprocessor and peripheral devices
- Examples of peripheral devices:
 - Input devices: keyboard, switch, push button
 - Output devices: LED, LCD, printers
 - Input/output: serial communication, network
- An I/O port can be implemented by
 - Logic circuits: gates, registers, flip-flops, buffers
 - Specialized circuits: serial, parallel, network controller, video controller

- I/O ports implementation needs an I/O decoder
- I/O decoder implementation is based on I/O addresses map (I/O address space)
 - Similar with memory decoder and memory map
- I/O cycles of x86 processors consider 16 address lines A15-0 or 8 address lines A7-0
 - 65536 I/O ports

• I/O instructions

```
IN AL, PortAddress08 ; 8 bits port address
MOV DX, PortAddress16
IN AL, DX ; 16 bits port address
OUT PortAddress08, AL
MOV DX, PortAddress16
OUT DX, AL
```


- I/O decoder sample
 - I/O ports map
 - P1 address 20H
 - P2 address 21H
 - P3 address 30H
 - P4 address 31H
 - 8 bis ports
 - 8 bits addresses

• I/O ports decoding table


A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	A 11	A 10	A 9	A 8	A 7	A 6	A 5	A 4	A 3	A 2	A 1	A 0	Р
Х	X	X	X	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	Р
Х	X	Х	Х	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1
Х	X	Х	X	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	Р
Х	X	X	X	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	2
Х	X	Х	X	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	P 3
Х	X	X	X	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	
Х	X	X	X	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	P 4
X	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	

• I/O decoder sample


BHE	A ₀	Characteristics					
0	0	Whole word					
0	1	Upper byte from/to odd address					
1	0	Lower byte from/to even address					
1	1	None					




- I/O decoder solutions
 - 32 bits
 - BE0-4 multiple of 4
 - 16 bits transfers
 - Even address BEO-4 (AO = 0 , /BHE = 0)
 - 8 bits transfers
 - Odd address (A0 = 1, /BHE = 0)
 - Even address (A0 = 0, /BHE = 1)




- Input ports
 - Tri-state gates connected to data bus or data lines
 - Tri-state gates inputs connected to peripheral lines
 - Validation signals are generated by I/O port decoder
 - Input machine cycle
 - Similar with memory read cycle
 - Initiated by an IN instruction



- Output ports
 - Flip-flops
 - Edge, level setup
 - Output machine cycle
 - Similar to memory write cycle
 - Initiated by an OUT instruction




- Input ports
 - Registers
 - Edge, level setup




* din exterior

- Output ports
 - Registers
 - Edge, level setup



- Connecting a LED to a microprocessor
 - It will use an output port (register or flip-flop)
 - Example: TTL flip-flop: ($I_{OL} = 16 \text{ mA}$, $I_{OH} = 0.8 \text{ mA}$)
 - Determine the resistor size: R = (5 1,6 0,2) V / 10 mA = 320 Ω , usually 330 Ω




- Connecting a LED to a microprocessor
 - Software driver to turn the LED on

MOV AL,00H OUT 00H,AL

- Turn the LED off


MOV AL,01H
OUT 00H,AL



- Connecting several LEDs to a microprocessor
 - Turn the LEDs on:

MOV AL,00H OUT 20H,AL

- Turn the LEDs off:



8x330Ω


- Connecting a switch to a microprocessor
 - Using a tri-state input buffer

```
IN AL,00H
AND AL,80H


JZ SW_UP; branch for the switch position represented in the first schematic bellow; branch for the opposite switch position

IN AL,00H
AND AL,80H

JNZ SW_UP; branch for the switch position represented in the second schematic bellow; branch for the opposite switch position
```



Connecting 8 switches to a microprocessor




Parallel port

- Parallel I/O allows transfers on multiple bits between CPU and any peripheral connected to the interface
- Parallel port has been initially designed as output port for printers and scanners.
- The parallel port is simple and easy to use
- Can be used also as a general purpose I/O
 - Develop prototypes
 - Experiments
 - Tests

- Parallel port of a PC has been standardized in 1994 under IEEE 1284.
- The standard describes the communication between PC and peripheral through the parallel port.
- IEEE 1284 standard defines completely the characteristics of the parallel I/O interface:
 - Physical specifications: cables, connectors
 - Electrical specifications: line amplifiers, voltage levels, current ranges, receivers, line impedance, terminators
 - Data specifications: data transfer modes
 - Flow control


- The parallel port consists of the parallel interface circuits and the parallel connector with 25 pins located at the rear side of the computer.
- The parallel interface consists of all circuits, command, data and status registers, ensuring the connectivity between CPU and peripheral device.

Parallel port




 What hardware and software data are needed to develop a driver for a specific I/O port?

- To access an I/O port the following information is needed:
 - Registers, input buffers
 - Meaning of registers' content (commands, data, status)
 - Register pins connected to port connector
 - Addresses of the registers in the I/O space
 - Communication protocol
 - Interrupts
 - DMA channels




- Logically, the parallel interface is an independent port consisting of two registers and one input buffer
- The registers have consecutive addresses in the I/O space of the processor.
- The registers can be read and written by the CPU
- The parallel port registers:
 - A bidirectional data register on 8 bits
 - A bidirectional control register on 6 bits, 4 of them connected to the parallel connector
 - An input buffer on 5 line to get the status of the peripheral.

- Parallel interface lines are using TTL logical values, the current differs from one interface to another (up to 12 mA).
- Physically, the parallel interface circuits are located in the I/O chipset on the motherboard



• Data register



Data register

Address: IOBase+0

- IOR:


```
MOV dx, IOBase data = inport(IOBase);
IN al, dx
```

- IOW:

```
MOV dx, IOBase outport(IOBase, data);
OUT dx, al
```


- The outputs of the register are connected to pins 2-9 of the parallel connector
- Transfer direction is set with bit 5 of the control register

- Status buffer
 - Address: IOBase+1




- Status register
 - -IOR:


```
MOV dx, IOBase+1 status = inport(IOBase+1);
IN al, dx
```



- Control register
 - Address: IOBase+2



- Control register
 - Register bits 4 and 5 are used to control the behavior of the parallel interface.
 - Bit 4 enables and disables the interrupts
 - Bit 5 specifies the direction of data transfers (I/O)



Control register

- Bidirectional lines connected to the parallel connector
- They are using Open-Colector inverters in order to allow the CPU to read the lines configured as inputs
- In order to read input lines, the register has to be preloaded with 0100b.

Addressing

- BIOS software identifies the available parallel interfaces and it will allocate the following names: LPT1, LPT2, LPT3
- Every parallel interface will get a base address and the next few addresses
- The addresses are standardized starting with the early PCs, before plug-and-play mechanisms existed


Adresa	Descriere
3BCh – 3BFh	Folosite de interfețele paralele incorporate în plăcile video. (Ex. PS/2)
378h – 37Fh	Adresa uzuală pentru LPT1
278h – 27Fh	Adresa uzuală pentru LPT2

- Specifies the operation mode of the parallel port and data transfer characteristics
- Modes:
 - SPP Standard Parallel Port
 - Compatibility
 - Nibble
 - Byte
 - EPP Enhanced Parallel Port
 - ECP Extended Capability Port


SPP

- Communication protocol implemented in software
- It uses the standard parallel port registers
- It can monitor external signals and generate output signals
- Any protocol can be implemented, beside the standard one
- Limited in performance

- SPP Compatibility
 - Uni-directional data sent to a peripheral device (printer)
 - Centronics standard protocol



- SPP Compatibility
 - How the Centronics protocol can be implemented in software?




- SPP Compatibility
 - Reads the status register and verifies the Busy line, in order to see whether the peripheral is ready
 - If the peripheral is ready
 - Writes the 8 bits data into the data register
 - Activates the Strobe line (write into the control register)
 - Deactivates the Strobe line (write into the control register)

- SPP Byte
 - Bi-directional transfers on 8 bits
 - Bit 5 of the control register will specify the transfer direction for the data register
 - Bit 5 = 1 data register is used as input port


• SPP – Byte

SPP Signal	Byte Mode Name	In/Out	Description Signal usage when in Byte Mode data transfer	
nSTROBE	HostClk	Out	Pulsed low at the end of each Byte mode data transfer to indicate that the byte was received. Adxnowledge signal.	
nAUTOFEED	HostBusy	Out	Set low to indicate host is ready for byte. Set high to indicate by has been received. Handshake signal.	
nSELECTIN	1284Active	Out	Set high when host is in a 1284 transfer mode.	
nINIT	nINIT	Out	Not used. Set high.	
nACK	PtrClk	In	Set low to indicate valid data on the data lines, set high in response to HostBusy going high.	
BUSY	PtrBusy	In	Forward channel Busy status.	
PE	AdkDataReq	In	Follows nDataAvail	
SELECT	Xflag	In	Extensibility flag. Not used in Byte mode.	
nERROR	nDataAvail	In	Set low by peripheral to indicate that reverse data is available.	
DATA[8:]	DATA[8:1]	Bi-Di	Used to provide data from peripheral to host.	



Generate a clock signal at the parallel port lines

```
PARPORT BASE
                 equ
                            378h
signal gen
                 proc
                            near
      push
                 ax
      push
                 CX
      push
                 dx
                 cx, 2000
      mov
                 dx, PARPORT BASE +2
      mov
                 al, dx
      in
                                       ; read control port
next:
       and
                 al, Ofeh
                                       ; activate STROBE
       out
                 dx, al
                 al, 01h
                                       ; deactivate STROBE
       or
                 dx, al
       out
      loop
                 next
                 dx
      pop
      pop
                 CX
      pop
                 ax
      ret
signal gen
                 endp
```




Generate a clock signal at the parallel port lines

```
PARPORT BASE
                                 378h
                    equ
signal_gen
                    proc
                                 near
        push
                    ax
        push
                    CX
        push
                    dx
                    cx, 2000
       mov
                    dx, PARPORT BASE +2
        mov
                    al, dx
                                              ; citeste portul de control
        in
next:
                                                                                           3
                    al, 1
                                              ; inverseaza STROBE
        xor
                    dx, al
        out
        loop
                    next
                                                                                                       \rightarrow Strobe (pin 1) = 1 – când se trimite un octet
                                                                                                       → nAuto (pin 14) = 1 – cauzează LF după CR
        pop
                    dx
                                                                                                       → nInit (pin 16) = 0 – iniţializează imprimanta
        pop
                    CX
                                                                                                       → nSelect (pin 17) = 1 – selectează imprimanta
        pop
                    ax
                                                                                                       → IRQ Enable = 1 – validează întreruperea
        ret
                                                                                                         pentru portul paralel
signal gen
                    endp
```

Print a character using Centronics protocol

```
PARPORT BASE
                    equ
                               378h
   print char
                    proc
                               near
          ; Tipareste caracterul din cl
          push
                    ax
          push
                    dx
                    dx, PARPORT BASE +1
          mov
                    al, dx
busy:
          in
                                         ; testează linia BUSY
                    al, 80h
                                         ; din registrul de stare
          test
          jΖ
                    busy
          mov
                    al, cl
                    dx, PARPORT BASE
                                         ; scrie caracterul în
          mov
                    dx, al
                                         ; registrul de date
          out
                    dx, PARPORT BASE +2
          mov
                    al, Oeh
                                         ; activează STROBE
          mov
                    dx, al
          out
          or
                    al, 01h
                                         ; dezactivează STROBE
                    dx, al
          out
                    dx
          pop
          pop
                    ax
          ret
   print char
                    endp
```




Print a character using Centronics protocol

```
#define PARPORT_BASE 378h
bool print_char(char ch)
{
        byte status, control;

        // testeaza linia busy
        while( (status = inport(PARPORT_BASE +1)) & 0x80 == 0 );

        // scrie caracterul in registrul de date
        outport(PARPORT_BASE, ch);

        control = inport(PARPORT_BASE +2);
        // activeaza strobe
        control = control & 0xfe;
        outport(PARPORT_BASE +2, control);
        // dezactiveaza strobe
        control = control ^ 1;
        outport(PARPORT_BASE +2, control);
}
```




Serial Interface

- Serial port has been proposed as an alternative for the parallel port in connecting peripheral devices in environments with perturbations at longer distances (over 3 m).
- Devices usually connected to the serial port are modems, code bars scanners and phone branch exchanges (PBX).
- The serial port is using serial communication protocols, transferring information on 2 lines: Rx and Tx
- It is easy to program and transfer data to other embedded devices
- It can be used as a virtual serial port over USB, Bluetooth or (W)LAN

- Serial port is described be the RS232 standard
- The standard defines the logical, electrical and mechanical requirements and specifications for serial communication interfaces.
 - Voltage levels (EIA, PC +/- 12V)
 - Transfer type: synchronous, asynchronous
 - Equipment type: DTE, DCE
 - Parameters of serial communication
 - Flow control


- Voltage levels:
 - EIA (Electronic Industries Association)
 - - 25V ÷ 3V "1" logic
 - + 3V ÷ + 25V "0" logic.
- Conversion circuits are needed TTL → EIA and EIA → TTL: MAX232



- Asynchronous communication:
 - Transfer one character at a time, bit after bit
 - No clock signal
 - The receiver is synchronized with the emitter by setting the same communication parameters


Transmit Data	Start	D0	D1	D2	D3	D4	D5	D6	D7	Parity	Stop	
Marking	bit									bit	bit	

- Asynchronous communication:
 - Data reception
 - When the receiver knows when an new transmission is in place?
 - Data framing



- Asynchronous communication:
 - How synchronization is possible?
 - Communication parameters
 - Start bit
 - Data bits: 5-8
 - Parity bit
 - Stop bits
 - Baud rates: 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200
 - Both transmitter and receiver have to be configured using exactly the same parameters in order to understand each other

- Serial communication parameters
 - Both transmitter and receiver have to be configured using the same parameters




- Flow control
 - What is it?
 - Why is needed?

Flow control

- Address the synchronization of block transfers
 - How the transmitter knows if the receiver is able to receive more data or should stop transmission
- Solutions:
 - No control
 - Software (XON/XOFF)
 - Hardware (RTS/CTS)


- The serial port consists of the serial interface circuits and the serial connector with 9 pins located at the rear side of the computer.
- The serial interface consists of all circuits, specialized and line transceivers, ensuring the connectivity between CPU and peripheral device, using serial communication


Serial port



- To access an I/O port the following information is needed:
 - Registers, input buffers
 - Meaning of registers' content (commands, data, status)
 - Register pins connected to port connector
 - Addresses of the registers in the I/O space
 - Communication protocol
 - Interrupts
 - DMA channels

- Physically, the serial interface circuits are connected with the I/O chipset on the motherboard (Super I/O circuits)
- Circuits UART 8250, 16450, 16550.





- Logically, the serial interface is an independent port consisting of one specialized circuit with ten interface registers
- The registers have consecutive addresses in the I/O space of the processor.
- The registers can be read and written by the CPU
- Serial registers include:
 - Transmission and reception buffers
 - Status register
 - Control registers

- Addressing
 - Base address

DLAB	A2	A1	A0	Register
0	0	0	0	Receiver Buffer (Read)/ Transmitter Holding Register (Write)
0	0	0	1	Interrupt Enable
x	0	1	0	Interrupt Identification Register (Read Only)
x	0	1	1	Line Control
x	1	0	0	Modem Control
x	1	0	1	Line Status
x	1	1	0	Modem Status
x	1	1	1	Scratch
1	0	0	0	Divisor Latch (Least Significant Byte)
1	0	0	1	Divisor Latch (Most Significant Byte)

• Serial interface registers

I/O Address	DLAB	RD/WR	Description		
IOBase+0	0	Write	Transmiter Holding Register		
IOBase+0	0	Read	Receiver Buffer		
IOBase+0	1	Read/Write	Divisor Latch Low Byte		
IOBase+1	0	Read/Write	Interrupt Enable Register		
IOBase+1	1	Read/Write	Divisor Latch High Byte		
IOBase+2	-	Read	Interrupt Identification Register		
IOBase+2	-	Write	FIFO Control Register		
IOBase+3	-	Read/Write	Line Control Register		
IOBase+4	-	Read/Write	Modem Control Register		
IOBase+5	-	Read	Line Status Register		
IOBase+6	-	Read	Modem Status Register		
IOBase+7	-	Read/Write	Scratch Register		

- Transmission and reception buffers
 - Address: IOBase+0
 - IOR: (read the last received characters)

```
MOV dx, IOBase data = inport(IOBase);
IN al, dx
```


IOW: (transmission of one characters)

```
MOV dx, IOBase outport(IOBase, data);
OUT dx, al
```

- The serial circuit is in charge of serialization and deserialization the characters
- Bits are serialized on TxD line and the character is reassembled at the destination from the RxD line
 - Starting with LSB


• How exactly the application on the receiver side can detect new arrived characters?

- Status register
 - Address: IOBase+5
 - Bit 0 = 1 new received character assembled and loaded into the receiver buffer.
 - Bit 1 = 1 the previous character was overwritten by a new received character before if was read by the app - overrun error




• Status register

- Bit 2 parity error
- Bit 3 framing error the received characters has an erroneous stop bit
- Bit 4 interrupt the transmission, by the transmitter while stetting the line on 0 (Set Break).



Status register

- Bit 5 transmitter holding register empty the serial circuit is ready to accept a new character to send.
 - This bit is automatically set on 1 when the character is moved from holding register to shifting register.
 - This bit is automatically set on 0 when the CPU send an new characters.
- Bit 6 transmitter shift register empty. This bit is automatically set on 0 when a new character is loaded from the holding register.



- Why two transmitter status flags?
 - Transmiter Holding Register Empty
 - Transmiter Shift Register Empty

 Control register Address: IOBase + 3 - IOR: MOV dx, IOBase+3 data = inport(IOBase+3); IN al, dx -IOW: MOV dx, IOBase+3 outport(IOBase+3, data); OUT dx, al 7 6 5 4 3 2 1 0 → Word Length Select Bit 0 (WLS0) → Word Length Select Bit 1 (WLS1) ➤ Number of Stop Bits (STB) ► Parity Enable (PEN) ► Even Parity Select (EPS) → Set Break → Divisor Latch Access Bit (DLAB)

- Control register
 - Bits 1,0 size of the character

WLS1	WLS0	Lungimea caracterului			
0	0	5 Biţi			
0	1	6 Biţi			
1	0	7 Biţi			
1	1	8 Biţi			


- Bit 2 number of stop bits:
 - STB = 0 1 stop bit;
 - STB = 1 and the char length is 5 1 ½ stop bits;
 - STB = 1 φ i and the char length > 5 2 stop bits.

- Control register
 - Bit 3 usage of the parity bit in transmission.
 - PEN = 0 no parity
 - PEN = 1 use parity bit in transmission.
 - Bit 4 set the parity type.
 - EPS = 0 and PEN = 1 odd parity (odd number of 1s in the packet);
 - EPS = 1 and PEN = 1 even parity (even number of 1s in the packet).

- Control register
 - Bit 5 sticky parity (fixed parity bit) 0 if EPS=1 or 1 if EPS=0.
 - Bit 6 set break control bit.
 - Bit 7 divisor latch enable bit:
 - DLAB = 1 allow access to divisor registers;
 - DLAB = 0 allow access to reception/transmission buffers and interrupt register.

Control register

Bit 7	1	Divisor Latch Access Bit							
	0	Access to Receiver buffer, Transmitter buffer & Interrupt Enable Register							
Bit 6	Set Break I	Enable							
Bits 3, 4 And 5	Bit 5	Bit 4	Bit 4 Bit 3 Parity Select						
	X	Х	0	No Parity					
	0	0	1	Odd Parity					
	0	1	1	Even Parity					
	1	0	1	High Parity (Sticky)					
	1	1	1	Low Parity (Sticky)					
Bit 2	Length of S	Stop Bit							
	0	One Stop E	Bit						
	1	2 Stop bits	for words o	f length 6,7 or 8 bits or 1.5 Stop Bits for Word lengths of 5 bits.					
Bits 0 And 1	Bit 1	Bit 0	Bit 0 Word Length						
	0	0	0 5 Bits						
	0	1	6 Bits						
	1	0	0 7 Bits						
	1	1	1 8 Bits						



Divisor registers

- Address: IOBase+0 şi IOBase+1
- $-\,$ Divide the input tack with a divisor between 1 and $2^{16}-1\,$
- The divisor is loaded into the divisor register
- The frequency of the generator is 16x baud rate.
- The input frequency is fixed to 1.84MHz

```
divisor = (input frequency) / (baud rate x 16)
```


• Divisor registers

```
outport(IOBase+3, 0x80);
outport(IOBase+1, 0x00);
outport(IOBase+0, 0x06);
outport(IOBase+3, ...);
```

Viteza	Rgistrul de divizare	Registrul de divizare
(bps)	mai semnificativ	mai puțin semnificativ
50	09h	00h
300	01h	80h
600	00h	C0h
2400	00h	30h
4800	00h	18h
9600	00h	0Ch
19200	00h	06h
38400	00h	03h
57600	00h	02h
115200	00h	01h


- Classes of devices
 - DTE data terminal equipment (terminal nodes computers, peripherals)
 - DCE data communication equipment (communication nodes modems)
- Cables and connectors
 - DTE-DCE
 - DTE-DTE

- Cables and connectors (DTE-DTE)
 - Null modem without dialog



Connector 1	Connector 2	Function
2	3	Rx ← Tx
3	2	$Tx \rightarrow Rx$
5	5	Signal ground

- Cables and connectors (DTE-DTE)
 - Null modem with partial dialog



Connector 1	Connector 2	Function	
1	7 + 8	$RTS_2 \rightarrow CTS_2 + CD_1$	
2	3	Rx ← Tx	
3	2	Tx → Rx	
4	6	DTR → DSR	
5	5	Signal ground	
6	4	DSR ← DTR	
7 + 8	1	$RTS_1 \rightarrow CTS_1 + CD_2$	

Addressing

- BIOS software identifies the available serial interfaces and it will allocate the following names: COM1, COM2, COM3
- Every serial interface will get a base address and the next few addresses
- The addresses are standardized starting with the early PCs, before plug-and-play mechanisms existed

Interfața	Adresa de bază	Numărul întreruperii
COM1	0x3F8	IRQ4
COM2	0x2F8	IRQ3
СОМ3	0x3E8	IRQ4
COM4	0x2E8	IRQ3

Programming the serial communication parameters

```
COMPORT BASE
                               3f8h
                   equ
com config
                   proc
                               near
       push
                   ax
       push
                   dx
                                           ; control register
       mov
                   dx, COM ADDR + 3
                   al, 80h
                                           ; DLAB enable
       mov
                   dx, al
       out
                   dx, COM ADDR + 1
                                           ; divisor register
       mov
                   al, 0
                                           ; MSB
       mov
                   dx, al
       out
                   dx, COM_ADDR
                                           ; divisor register
       mov
                   al, 03h
                                           ; LSB
       mov
                   dx, al
       out
                                           ; control register
                   dx, COM ADDR + 3
       mov
                                           ; 00011011b = 8E1
                   al, 1bh
       mov
       out
                   dx, al
                   dx
       pop
                                                         7 6 5 4 3 2 1 0
       pop
                   ax
                                                                               → Word Length Select Bit 0 (WLS0)
       ret
                                                                               → Word Length Select Bit 1 (WLS1)
signal gen
                   endp
                                                                               → Number of Stop Bits (STB)
                                                                               → Parity Enable (PEN)
                                                                               → Even Parity Select (EPS)
                                                                               ➤ Stick Parity
                                                                               → Set Break
```

➤ Divisor Latch Access Bit (DLAB)

Serial reception of one character

```
com recv
                 proc
   ; output: al - received char
        push
                 dx
                 dx, 3fdh
                                 ; status register address
        mov
                 al, dx
                                 ; read status register
        in
recv:
                 al, 01h
                                   ; is new char received
        test
        jΖ
                 recv
                 dx, 3f8h
                                   ; reception buffer address
        mov
                 al, dx
                                   ; read received data
        in
                 dx
        pop
        ret
com recv endp
                             7 6 5 4 3 2 1 0
```

• Serial transmission of one character

```
com_send
                       proc
    ; input: al - char to send
           push
                       dx
           push
                       dx, 3fdh ; status register address
                                   ; read status register
send:
           test al, 20h
                                   ; is THRE?
           jΖ
                       send
           pop
                       ax
           mov
                       dx, 3f8h ; transmission buffer address
                       dx, al
                                   ; send data
           out
           pop
                       dx
           ret
com send
           endp
                                       7 6 5 4 3 2 1 0
                                                              → Data Ready (DR)
                                                              → Overrun Error (OR)
                                                               → Parity Error (PE)

    Framing Error (FE)


                                                               → Break Interrupt (BI)

    Transmiter Holding Register Empty


                                                               → Transmiter Shift Register Empty
                                                              \rightarrow = 0
```

- Data transfers
 - Polling
 - Interrupts
 - DMA Direct memory access

- Interrupt enable register
 - Address: IOBase+1
 - Enables events that can generate interrupts



- Interrupt identification register
 - Address: IOBase+2
 - Identifies source of the interrupt




- Interrupts and exceptions
- Interrupt acknowledge cycle
- Interrupt handling
- Interrupt service routines


- The main goal of the interrupt mechanism is to permit peripherals to ask for immediate attention from the processor
 - Peripherals can interrupt at runtime the execution of code in order to start a dedicated handling routine
- Interrupt requests are sent to the processor using interrupt pins
- Peripherals' interrupts can be raised anytime asynchronous events
 - They are not synchronized with the current software execution

- External interrupts Hardware generated interrupts
 - Maskable interrupts can be programmatically ignored by the processor
 - INTR pin
 - Ignored when IF (FLAGS) is 0 by using STI and CLI instructions
 - Non-maskable interrupts they are not ignored by the processor
 - NMI pin
 - Inter-processor interrupts in multi-processor systems

- External interrupts
 - They are connected to interrupt pins of the processor using an (A)PIC
 (Advanced Programmable Interrupt Controller)
 - Arbitration of peripheral interrupts
 - Prioritization
 - Level vs. edge triggered interrupts



- External interrupts
 - Interrupt acknowledge machine cycle
 - 8086 initiates two machine cycles when an interrupt request occurs
 - Interrupt acknowledge (INTA signal)
 - Interrupt type receive (INTA signal + vector number)



External interrupts

- When an interrupt occurs (hardware):
 - the processor will wait the current cycle to finish instructions are atomic (they cannot be interrupted)
 - It will initiate the first interrupt acknowledge cycle when it will float data bus lines it shows that an interrupt request is accepted by the processor
 - It will continue with the second interrupt acknowledge cycle when it will receive the interrupt type (vector)

- External interrupts
 - When an interrupt occurs (software):
 - The processor stores the FLAGS register into stack
 - It disables any further interrupts (clears TF and IF)
 - Pushes the CS and IP values of the next instruction on the stack
 - The vector is used as an index into the interrupt vectors table it reads the
 address in the interrupt vector table from offset = 4*vector and segment =
 4*vector+2
 - Call the interrupt service routine whose address is read from the vector table
 - Interrupt service routine should return with the IRET instruction

- External interrupts
 - Return from interrupt service routine
 - Pops return address from the stack (CS and IP of the instruction following the interrupted one)
 - Restores the FLAGS content from the stack
 - Continues the execution of the original code from the point it was interrupted

- Internal interrupts exceptions, CPU-generated
 - Fault correctable error
 - Trap programmer initiated (not an error)
 - Abort severe error

- Internal interrupts
 - Software interrupts called by program code
 - INT nn instructions
 - nn = 0 .. 255
 - Exceptions raised when a software and hardware error condition occurs
 - Divide by zero
 - Debug (single step, break point)
 - Bus error
 - Memory error

- Exceptions
 - The processor detects an error condition while executing an instruction
 - Examples (Faults)
 - div ebx, eax
 - divide by 0 when EAX is 0
 - mov eax, [ebx]
 - page fault or segment violation if EBX is un-mapped virtual address
 - jmp label
 - General protection fault if label is invalid address in the code segment

- Software interrupts
 - Are synchronous called every time the instruction is executed
 - Interrupt service routines can be invoked from software using INT instruction
 - e.g. INT 2 will call the ISR associated to NMI
 - Are treated the same way like hardware interrupts except external cycles


• Interrupt vector table

Vector	Туре	Description	Address
0	Fault	Divide error	0000H
1	Exception	Single step	0004H
2	Interrupt	NMI interrupt	0008H
3	Exception	Breakpoint	000CH
4	Exception	Overflow	0010H
5			0014H
6	Fault	Invalid opcode	0018H
7-12			001CH-0030H
13	Fault	General protection	0034H
14	Fault	Page fault	0038H
15-16			003CH-0040H
17			0044H
18-31			0048H-007CH
32-255	Interrupt	User defined (INTR, INT nn)	0080H-03FCH

APIC

- Has 16 interrupt request lines IRQ0-IRQ15
- It can be programmed to map IRQ lines to vector numbers
- It activates the INTR of the processor when at least one IRQ line is active
 - During interrupt acknowledge cycle it passes the vector to the processor
- Prioritizes the IRQ requests when more of them are active
 - When several IRQ lines are active the controller will serialize their transfer to the processor INTR line
 - How exactly the PIC will know when the previous interrupt is finished in order to send the next highest priority active IRQ to CPU?

• APIC




- Interrupt service routine
 - Disable interrupts
 - Call old interrupt handler
 - Advertise end of interrupt handling
 - Enable interrupts

- Interrupt service routine
 - Save old interrupt handler
 - Set new interrupt handler
 - Enable APIC interrupt line
 - Wait for interrupts
 - Disable APIC interrupt line
 - Restore old interrupt handler

- Usage of interrupts
 - Device drivers
 - BIOS functions
 - OS kernel functions

Summary

Connecting a mini-keyboard to parallel port






Fig. 1.46. Conectarea unei minitastaturi mecanice la portul paralel - soluția 1

Connecting a mini-keyboard to parallel port






Fig.1.49. Conectarea a 3 minitastaturi mecanice la portul paralel

Connecting segment displays to parallel port








Fig.1.53. Conectarea unui modul de afișare cu segmente la portul paralel

Connecting a LCD to the parallel port




Fig.1.54. Conectarea unui modul LCD alfanumeric la portul paralel

• Registrul de identificare a întreruperilor

Bitul	Bitul	Bitul	Nivel de	Tipul	Sursa	^a tergerea
2	1	0	prioritate	întreruperii	întreruperii	întreruperii
0	0	1	-	-	-	-
1	1	0	1	Starea liniei	Eroare de ritm	Citirea
				la recepție	Eroare de	registrului de
					paritate	stare
					Eroare de	
					cadrare	
					Break	
					interrupt	
1	0	0	2	Caracter	Caracter	Citirea buffer-
				recepționat	recepționat	ului de
				disponibil	disponibil	recepție
0	1	0	3	Buffer de	Buffer de	Citirea IIR sau
				transmisie	transmisie gol	Scrierea unui
				go1		nou caracter
						în buffer-ul de
						transmisie
0	0	0	4	Stare	Clear to Send	Citirea
				modem	Data Set	registrului de
					Ready	stare pentru
					Ring Indicator	modem
					Received Line	
					Signal Detect	