

3.3. Floating point addition without rounding
 - while aligning, keeps all the bits of the Rshifted mantissa



$$X \pm Y = (X_n \pm Y_n \cdot 2^{(Y_e - X_e)}) \cdot 2^{X_e}$$

$m+2$ mantissa if $X_e \geq Y_e$

adder/subtractor 1

declare registers $A[(m+1):0]$, $n[(m+1):0]$, $E_1[(e-1):0]$, $E_2[(e-1):0]$, $E[(e-1):0]$, A_COUT , $ERROR$;
declare bus $INBUS[(m+e+1):0]$, $OUTBUS[(m+e+1):0]$;

BEGIN:

INPUT:

$A_COUT := 0$, $ERROR := 0$,
 $E_1 := INBUS(X_e)$, $A := INBUS(X_n)$;
 $E_2 := INBUS(Y_e)$, $n := INBUS(Y_n)$;

COMPARE:

ALIGN:

$E := E_1 - E_2$;
 if $E < 0$ then $A := RShift(A)$, $E := E + 1$, goto ALIGN;
 if $E > 0$ then $n := RShift(n)$, $e := e - 1$, goto ALIGN;

ADD/SUBTRACT:

OVERFLOW:

$A := A \pm n$, $E := \max(E_1, E_2)$;
 if $A_COUT == 1$ then begin
 if $E == E_{max}$ then goto ERROR,
 $A := RShift(A)$, $E := E + 1$, goto END; ← unlabeled jump
end

ZERO:

NORMALIZE:

UNDERFLOW:

if $A == 0$ then $E := 0$, goto END; ← unlabeled jump
 if $isNormalized(A) == 1$ then goto END,
 if $e > E_{min}$ then
 $A := LShift(A)$, $E := E - 1$, goto NORMALIZE;

ERROR: $ERROR := 1$;

END:

Pseudolanguage:

1) declare register → name
 → width

- concatenation: $A_COUT : A$ { A_COUT , A } in Verilog.

2) declare bus → name
 → width - $2m + 2e + 4$ bits.

- unified IOBUS $m + e + 2$ bit

- 3) Synchronous execution.
- non-conflicting operations: executed concurrently, separated by **,** (one digit)
 - sequential operations: executed sequentially, separated by **;** (different digits)

4) **:=** assign operator

- hardwired operations: max, RShift, LShift, isNormalised

5) flow control \rightarrow unconditional jump: go to PC

conditional jump: if $A = 0$ then $PC := 0$, go to PC

6) simultaneous read/write to registers/buses:

$AE7J := PC7J$ or $(Q10J), (Q10J) := 0;$


Comments regarding the f.p. algorithm.

A) operands are an $m+e+2$ bits $\left\{ \begin{array}{l} 1 \text{ sign} \\ e \text{ exponent} \\ m+1 \text{ significand} \end{array} \right\}$ $\left. \begin{array}{l} \\ \\ \end{array} \right\} m+2 \text{ of fraction}$

- received in packed format from the INBUS
- 1 hidden bit in fractional part.

B) registers A and M1

- store sign, mant + significand (\equiv mantissa).
- RShift capabilities for alignment.
- A has LShift capabilities for normalisation.
- A is extended by the A-cont bit (flag)



C) register B:

- has ++ / -- capabilities
- loaded with the maximum of B_1, B_n .

D) flag OPPR

- indicates exceptions: OVERFLOW, UNDERFLOW

3.4. Rounding and normalisation rules for f.p. addition. ②

Consider $X_n = \underbrace{1}_{\text{hidden bit}} \cdot \overbrace{x_{m-2} x_{m-3} \dots x_i \dots x_1 x_0}^{\text{weight } 2^{-1} \quad 2^{-2} \quad \dots \quad 2^{-m+1}}$ $x \geq y$


$$Y_n = 1 \cdot y_{m-2} y_{m-3} \dots y_i \dots y_1 y_0$$

alignment of Y_n by RShifting with d bits $d = |x_e - y_e|$


Y_n 's alignment $\begin{cases} \text{with infinite precision: keep all bits of } Y_n \text{ including bits with weight } < 2^{-m+1} \\ \text{with finite precision: keep only 3 bits out of all bits having weight } < 2^{-m+1} \end{cases}$

the 3 bits: the sticky bits.

- g : guard bit, weight of 2^{-m}
guards against loss of precision after Y_n 's align.
- r : round bit, weight of 2^{-m-1}
used for result rounding.
- s : sticky bit, weight of 2^{-m-2}
- obtained as a logic OR of all other less significant bits that were RShifted out of Y_n , except guard r




Y_n alignment by 4 bit RShift.



$$Y_{nal} = Y_n \text{ after alignment}$$

$$\rightarrow z_m = X_n + Y_{nal}$$



Consider z_n to be

$$z_n = z_m z_{m-1} \dots z_{m-2} z_{m-3} \dots z_1 z_0 \mid g \mid r \mid s$$

Normalisation of $z_n \rightarrow z_{n,n}$

$$z_{n,n} = 1 \mid z_{m-2,n} \mid z_{m-3,n} \dots z_{1,n} \mid z_{0,n} \mid R \mid S$$

only need 2 bits for implementing the sampling mode

Cases.

1) $z_m = 1$

\Rightarrow 1-bit LShift of z_n

2) $z_m = 0, z_{m-1} = 1$

$\Rightarrow z_n$ is already normalised

3) $z_m = 0, z_{m-1} = 0, z_{m-2} = 1$

\Rightarrow 2-bit LShift of z_n

4) $z_m = 0, z_{m-1} = 0, z_{m-2} = 0, z_{m-3} = 1$

\Rightarrow 3-bit LShift of z_n


1.	z_{m-1}	z_{m-2}	...	z_2	z_1	z_0	(g r s)
1.	z_{m-2}	z_{m-3}	...	z_1	z_0	g	(r s)
1.	z_{m-3}	z_{m-4}	...	z_0	g	r	s
1.	z_{m-4}	z_{m-5}	...	g	0	0	0

- if a 2-bit or more bits LShift is required for z_n 's normalisation

- append g bit to z_n , after z_0

- complete all remaining positions with 0s

- set $R = S = 0$



used for implementing the sampling mode

③
Rounding of z_m : uses R and S bits.
- Use 2 fractional bits

$$X = x_{m-1}x_{m-2} \dots x_1x_0.RS$$

to 0 discard RS

Rounding mode	$z_m > 0$	$z_m < 0$
to 0	(discard R and S)	(discard R and S)
towards $-\infty$	(discard R and S)	if (R or S) then $z_m - 1$
towards $+\infty$	if (R or S) then $z_m + 1$	(discard R and S)
to nearest even	if (R and (S or z_m)) then $z_m + 1$	if (R and (S or z_m)) then $z_m - 1$

-1.000001
 $\rightarrow -2$
 $+7.000001$
 $\rightarrow +8$

$$z_m = 1.z_{m-1} \dots z_1z_0 \mid RS$$

round to nearest even for positives:

a) if fractional part $< \frac{1}{2} \Rightarrow$ discard R and S
 $4.49 \rightarrow 4$

b) if fractional part $= \frac{1}{2}$ and the integer part is an even no \Rightarrow discard R and S
 $4.5 \rightarrow 4$

c) if fractional part $= \frac{1}{2}$ and the integer part is an odd no $\Rightarrow +1$ to int. part
 $3.5 \rightarrow 4$

d) if fractional part $> \frac{1}{2} \Rightarrow +1$ to integer part
 $4.55 \rightarrow 5$

In c) and d) \Rightarrow add 1 unit using 2 bits of fr. part.
when to +1 to z_m :
 $\rightarrow R=S=1 (.75)$
 $\rightarrow R=1, S=0 (.5)$
and $z_m = 1$

	R	S	bit
	0	0	0 (.0)
	0	1	1 (.25)
	1	0	1 (.5)
(+1) if integer part is odd.	1	1	1 (.75)

condition for $+1$ to $2r_m$ when rounding to nearest even.

$$R \cdot S + R \cdot \bar{S} \cdot r_{om} = R \cdot (S + r_{om})$$

$$\underbrace{(1 \quad 1=0.5)}_{(1 \quad 0=0.5)}$$

! if rounding generates a carry out
 \Rightarrow post normalisation.