

Design the memory map and memory decoder for a 16 bits microprocessor (20 address lines) system using the following memory requirements:

- 128KB ROM, using 64K x 16 bits memories
- 256KB SRAM, using 128K x 16 bits memories, at the beginning
- 512KB DRAM, using 128K x 16 bits memories

$$\text{Address Space: } 2^{20} = 1MB = 10\ 0000h$$

$$\text{Address Range: } 0\ 0000h - F\ FFFFh$$

STEP 1

$$\# \text{circuits} = \frac{\text{total memory req}}{\text{circuit memory}}$$

$$\text{ROM \# circuits} = \frac{128\ KB}{64\ K * 16b} = \frac{128\ KB}{128\ KB} = 1\ \text{circuit}$$

$$\text{SRAM \# circuits} = \frac{256\ KB}{128\ K * 16b} = \frac{256\ KB}{512\ KB} = 1\ \text{circuit}$$

$$\text{DRAM \# circuits} = \frac{512\ KB}{128\ K * 16b} = \frac{512\ KB}{256\ KB} = 2\ \text{circuits}$$

$$\text{ROM circuit size} = 128KB = 2^{17} = 2_0000h$$

$$\text{SRAM circuit size} = 256KB = 2^{18} = 4_0000h$$

$$\text{DRAM circuit size} = 512KB = 2^{19} = 8_0000h$$

STEP 2

$$\# \frac{\text{circuits}}{\text{block}} = \frac{\text{processor bits}}{\text{circuit bits} \times \# \text{circuits}}$$

$$\# \text{ blocks} = \frac{\# \text{ circuits per block}}{\# \text{ circuits per block}}$$

$$\text{block size} = \frac{\text{total memory req}}{\# \text{ blocks}}$$

$$\text{ROM \#} \frac{\text{circuits}}{\text{block}} = \frac{16}{16} = 1\ \text{cpb}$$

$$\text{ROM \# blocks} = \frac{1}{1} = 1 \rightarrow B1$$

$$\text{ROM block size} = \frac{128KB}{1} = 128KB$$

$$\text{SRAM \#} \frac{\text{circuits}}{\text{block}} = \frac{16}{16} = 1$$

$$\text{SRAM \# blocks} = \frac{1}{1} = 1 \rightarrow B2$$

$$\text{SRAM block size} = \frac{256KB}{1} = 256KB$$

$$\text{DRAM \#} \frac{\text{circuits}}{\text{block}} = \frac{16}{16} = 1$$

$$DRAM \# \text{ blocks} = \frac{2}{1} = 2 \rightarrow B3, B4$$

$$DRAM \text{ block size} = \frac{512KB}{2} = 256KB$$

STEP 3

BLOCK	BLOCK SIZE	ADDRESS LINES	ADDRESS RANGE		BLOCK SIZE (hexa)
B1	128 KB	17	0x0_0000	0x1_FFFF	0x2_0000
B2	256 KB	18	0x0_0000	0x3_FFFF	0x4_0000
B3	256 KB	18	0x0_0000	0x3_FFFF	0x4_0000
B4	256 KB	18	0x0000	0x3_FFFF	0x4_0000

STEP 4

TYPE	BLOCK	MEMORY MAP
SRAM	B2	0x0_0000
		0x3_FFFF
ROM	B1	0x4_0000
		0x5_FFFF
DRAM	B3	0x6_0000
		0x9_FFFF
	B4	0xA_0000
		0xD_FFFF