




# 2.3.2 Carry Skip Adder (CSKA)


$G_{i+1}, P_{i+1}, P_{i+1}$  - inputs to obtain.  
 → extend the FFE with  $P_i$

RCA\* segments.




CNOS pre-discharge

- design technique: nodes closed to 0 before operation
- ! - all carries are pre-discharged.
- if the final value of a carry is 0
- ⇒ that carry is correct from  $0d$ .




! a carry of 0 reduces the critical path  
 → largest critical path all carries need to be 1

mark in parallel.



$$D_{CSKA-16} = 2 \cdot 4d + 2d + 2d + 2 \cdot 4d = 20d$$

$$D_{CSKA-16} = 2 \cdot 4d + 2d + 2d + 2 \cdot 3d + 2d = 20d$$





$$P_i = 0, i \in \{4, 7\} \rightarrow x_i + y_i = 0 \Rightarrow x_i = y_i = 0 \Rightarrow \cancel{c_i} = 0$$

Optimal use of RCA segment.

- $m$ -bit operands  $x, y$  }  $m = 6 * k, k \in \mathbb{N}$ .
- $6$ -bit RCA segments.
- leftmost and the rightmost RCA segments have no chip logic

$$D_{\text{cshA-m}}^{\text{cshA}} = D_{\text{cshA-m}}$$



$$D_{\text{cshA-m}} = 2 \cdot 6 \cdot d + 2 \left( \frac{m}{6} - 2 \right) d + 2 \cdot 6 \cdot d$$

$$= \left( \frac{2m}{3} + 46 - 4 \right) d$$

$$\frac{d}{d} \frac{D_{\text{cshA-m}}}{b} = 0 \Rightarrow -\frac{2m}{b^2} + 4 = 0 \quad b_{\text{opt}} = \frac{\sqrt{2m}}{2}$$

$$D_{\text{cshA-m}}^{\text{opt}} = 4(\sqrt{2m} - 1)d$$

$$n = 32 \text{ bits}$$

$$b_{\text{opt}} = 4 \text{ bits}$$


$$D_{\text{cshA-32}}^{\text{opt}} = 28d$$

$$D_{\text{RCA-32}} = 2 \cdot 32d = 64d$$

Variable-sized RCA segments

- operands are on 20 bits

- analyse the critical path  
- most carry propagation rounds  $\rightarrow$  longest serial path



$$D_{\text{cshA-20}}^{\text{cshA}} = 19d$$

$$D_{\text{cshA-20}}^z = 23d$$

what is the slowest generated sum bits?  $z_6, z_7, z_{17}, z_{19}$



# Multilevel CSMA architecture


## 2.3.3 Carry Select Adder (CSA)

(2)

principle of num conditioned by carry


- as long as  $c_i$  is not yet calculated.  $\rightarrow c_i = 0 : (z_i^0, c_{i+1}^0)$
- select the correct pair  $(z_i^0, c_{i+1}^0)$  after  $c_i$  is known.

Consider a  $2n$ -bit RCA



- split the adder in half
- duplicate the more significant half

the 3 outputs work concurrently





$$\Delta_{CSet-2m}^{cat/2} = (2m+2)d$$

if  $n$  is large enough

$$\Delta_{CSet-2m} \approx \frac{1}{2} \cdot \Delta_{RCA-2m}$$

Generation of  $C_{2m}$ :

Inputs			Output
$C_{2m}^0$	$C_{2m}^1$	$C_{2m}$	$C_{2m}$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	d
1	0	1	d
1	1	0	1
1	1	1	1


$C_{2m}$  never occur

$$\{C_{2m}^0, z_{n,2m-1}^0\} = X_{n,2m-1} + Y_{n,2m-1} + 0$$

$$\{C_{2m}^1, z_{n,2m-1}^1\} = X_{n,2m-1} + Y_{n,2m-1} + 1$$

$$C_{2m}^0 > C_{2m}^1 \quad ???$$

		00	01	11	10
$C_{2m}^0$	$C_{2m}^1$	0	0	1	0
$C_{2m}^0$	$C_{2m}^1$	d	d	1	1



Variable-sized  $C_{Set}$

$$C_{2m} = C_{2m}^0 + C_{2m}^1 \cdot C_{2m}$$

