

Design the memory map and memory decoder for a 16 bits microprocessor (20 address lines) system using the following memory requirements:

- 128KB ROM, using 64K x 16 bits memories, at the end
- 256KB SRAM, using 64K x 16 bits memories
- 512KB DRAM, using 256K x 16 bits memories

*Processor Address Space:*  $2^{20} = 1 \text{ MB} = 10\_0000h$

- Nr of circuits

$$ROM \text{ nr of circuits} = \frac{128 \text{ KB}}{64K * 16b} = \frac{128 \text{ KB}}{128 \text{ KB}} = 1$$

$$SRAM \text{ nr of circuits} = \frac{256 \text{ KB}}{64K * 16b} = \frac{256 \text{ KB}}{128 \text{ KB}} = 2$$

$$DRAM \text{ nr of circuits} = \frac{512 \text{ KB}}{256K * 16b} = \frac{512 \text{ KB}}{512 \text{ KB}} = 1$$

- Circuit size

$$ROM \text{ circuit size} = 64K * 16b = 128KB = 2^{17} = 2\_0000h$$

$$SRAM \text{ circuit size} = 64K * 16b = 128KB = 2^{17} = 2\_0000h$$

$$DRAM \text{ circuit size} = 256K * 16b = 512KB = 2^{19} = 8\_0000h$$

- Memory Map

1. Step 1 – above

2. Step 2 – Blocks

$$ROM \frac{\text{circuits}}{\text{block}} = \frac{16}{16} = 1 \text{ cpb}$$

$$SRAM \frac{\text{circuits}}{\text{block}} = \frac{16}{16} = 1 \text{ cpb}$$

$$DRAM \frac{\text{circuits}}{\text{block}} = \frac{16}{16} = 1 \text{ cpb}$$

$$ROM \text{ blocks} = \frac{1 \text{ circuit}}{1 \text{ cpb}} = 1 \text{ block (B1)}$$

$$SRAM \text{ blocks} = \frac{2 \text{ circuits}}{1 \text{ cpb}} = 2 \text{ blocks (B2, B3)}$$

$$DRAM \text{ blocks} = \frac{1 \text{ circuit}}{1 \text{ cpb}} = 1 \text{ block (B4)}$$

3. Step 3 – Block Sizes

$$ROM \text{ block size (B1)} = 128 \text{ KB} = 2^{17} = 2\_0000h \text{ (0\_0000h} \rightarrow 1\_FFFFh)$$

$$SRAM \text{ block size (B2, B3)} = 128 \text{ KB} = 2^{17} = 2\_0000h \text{ (0\_0000h} \rightarrow 1\_FFFFh)$$

$$DRAM \text{ block size (B4)} = 512 \text{ KB} = 2^{19} = 8\_0000h \text{ (0\_0000h} \rightarrow 7\_FFFFh)$$

#### 4. Step 4 – Memory Map

*B2: 0\_0000h – 1\_FFFFh*

*B3: 2\_0000h – 3\_FFFFh*

*B4: 4\_0000h – B\_FFFFh*

...

*B1: E\_0000h – F\_FFFFh*