

2A4 ①


$$612.8046875_{10} = 1001100100.1100111_2$$

Normalize

$$= 1.0011001001100111 \times 2^9$$


$$X_e = 9 + \text{bias} = 9 + 127 = 136 = 10001000_{(2)}$$

$$X_s^* = .0011001001100111$$



Ex 62:

$$412A0000_{(16)}$$



$$S = 0 \rightarrow \text{positive}$$

$$X_e = 10000010 = 128 + 2 = 130$$

$$X_s^* = .010101$$

hidden bit

$$X = (-1)^S \times 2^{X_e - \text{bias}} \times (1.X_s^*) = \text{fractional part of significand}$$


$$= (-1)^0 \times 2^{130 - 127} \times (1.010101) =$$

$$= 2^3 \times 1.010101 = 1010.101 =$$

$$= 10 + 2^1 + 2^{-3} = 10 + 0.5 + 0.125 = 10.625$$

### 1.4.3 IBM Floating-Point format

- IBM S/360 S/370
- 32, 64, 128 bit formats
- 32-bit format



- radix 16 = 2<sup>4</sup>
- no hidden bit

value:  $X = (-1)^S * 16^{X_E - \text{bias}} * (0.X_n^*)$

bias = 64

- mantissa's normalisation:

- can have at most 3 leading 0s.


- Special case: zero  $X_E = 0$   
 $X_n^* = 0$

0000

Examp 1:  $612.8046875_{10} = 0.001001100100.1100111_2$   
 $= 0.0010011001001100111 * 16^3$

$X_E = 3 + \text{bias} = 64 + 3 = 1000011_2$

$X_n^* = .0010011001001100111$



Examp 2:  $412A0000_{16}$

$010010001001010101000000$   
 S  $X_E$   $X_n^*$

$\neq 0, X_E = 1000001 = 64 + 1 = 65$

$X_n^* = .00101010$

$X = (-1)^S * 16^{X_E - \text{bias}} * (0.X_n^*)$

$= (-1)^0 * 16^{65-64} * (0.0010101)$

$= 2^4 * 0.0010101 = 10.101$

Chapter II Functional Analysis and Synthesis of  
 Binary and Decimal Adder and Subtractor  
 Devices.

2.1 Serial Adders




- adds one pairs of bits from the 2 operands, each clock cycle (2)

advantages: area  $\downarrow$ , power  $\downarrow$ , frequency  $\uparrow$

disadvantage: latency for final result  $\uparrow$


2 types of serial adders

- LSDF (Least Significant Digit First)
- MSDF (Most Significant Digit First)

- carry propagates 

LSDF:


LSAF:

$$\begin{array}{l} X: \quad x_{n-1} \quad x_{n-2} \quad \dots \quad x_1 x_0 \\ Y: \quad y_{n-1} \quad y_{n-2} \quad \dots \quad y_1 y_0 \\ \hline Z: \quad z_{n-1} \quad z_{n-2} \quad \dots \quad z_1 z_0 \end{array}$$


carry propagation: uses the internal state  
 → 2 states  $\begin{cases} S_0: \text{no carry from prev. bits.} \\ S_1: \text{carry from } \text{---} n \text{---} \end{cases}$

### Synthesis of a serial adder


① Transition diagram:



(B) Stub table

Input

State \ Input	00	01	11	10
S0	S0/0	S0/1	S1/0	S0/1
S1	S0/1	S1/0	S1/1	S1/0





### © State encoding


— minimum no of state variables into which the states can be represented.  $\lceil \log_2 S \rceil$   $S = \text{number of states}$   
 $S = 2 \Rightarrow$  one state variable.

$w \rightarrow 0$ : encodes  $S_0$   
 $\quad \quad \quad 1$ : —  $S_1$


### ① Transition table:

State variables, $w$	Input config. $(x, y)$			
	00	01	11	10
0	0/0	0/1	1/0	0/1
1	0/1	1/0	1/1	1/0

### ② Excitation tables: specify the type of storage elements used



$$Q(t+1) = D \quad \text{next state}$$



$$Q(t+1) = J \cdot \overline{Q(t)} + \overline{K} \cdot Q(t) \quad \text{next state}$$

Inputs			Outputs	
w	x	y	D	z
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Inputs			Outputs		
w	x	y	J	K	z
0	0	0	0	*	0
0	0	1	0	*	1
0	1	0	0	*	1
0	1	1	1	*	0
1	0	0	*	1	1
1	0	1	*	0	0
1	1	0	*	0	0
1	1	1	*	0	1

### ③ Output and feedback equations:

$$\begin{aligned}
 z &= \overline{w} \overline{x} y + \overline{w} x \overline{y} + w \overline{x} \overline{y} + w x y = \\
 &= \overline{w} (\overline{x} y + x \overline{y}) + w (\overline{x} \overline{y} + x y) = \\
 &= \overline{w} (x \oplus y) + w (\overline{x \oplus y}) \Rightarrow
 \end{aligned}$$




$z = x \oplus y \oplus w$   
 Feedback equations:  
 D type f.f.

D:

w \ y	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$D = wx + wy + xy$$

⑥ Synthesis result -  
 D type f.f.



JK type f.f. ③

J:

w \ y	00	01	11	10
0	0	0	1	0
1	*	*	*	*


$$J = x \cdot y$$

K:

w \ y	00	01	11	10
0	*	*	*	*
1	1	0	0	0

$$K = \overline{x} \cdot \overline{y} = \overline{x+y}$$

JK type f.f.




## 2.2. Parallel Adders and Subtractors

### 2.2.1. Parallel Adders based on serial carry propagation


#### Ripple Carry Adder (RCA)

↳ made up of Full Adder Cells (FACs)



FAL: truth table


Inputs			Outputs	
$x_i$	$y_i$	$c_i$	$c_{i+1}$	$z_i$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




$$\left. \begin{aligned} z_i &= x_i \oplus y_i \oplus c_i \\ c_{i+1} &= x_i \cdot y_i + x_i \cdot c_i + y_i \cdot c_i \end{aligned} \right\}$$

FA's synthesis


(A) EXOR-AND-OR



(B) EXOR-1/AND



(C) Multiplexers



$$x_i = y_i = 0$$

$$z_i = x_i \oplus y_i \oplus c_i = 0 \oplus 0 \oplus c_i$$

$$x_i = 1, y_i = 0$$

$$z_i = x_i \oplus y_i \oplus c_i = 1 \oplus 0 \oplus c_i = \overline{c_i}$$