


CHES

2.3. Parallel Data Computation

2.3.1. Full Carry Lookahead Adder

- outputs in parallel, each carry input



$$C_{i+1} = x_i \cdot y_i + x_i \cdot c_i + y_i \cdot c_i = x_i \cdot y_i + c_i(x_i + y_i)$$


$g_i = x_i \cdot y_i$: generate.
 $p_i = x_i + y_i$: propagate.

$$C_{i+1} = g_i + p_i \cdot c_i$$

$$C_1 = g_0 + p_0 \cdot c_0$$

$$C_2 = g_1 + p_1 \cdot c_1 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$C_3 = g_2 + p_2 \cdot c_2 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$



ingred. 7

$$D_{FCLA-3} = 5d$$

$$D_{FCLA-n} = 5d$$

$$\Delta_{FCLA-3}^{out} = 3d$$

$$\Delta_{FCLA-n}^{out} = 3d \Rightarrow \text{Constant latency.}$$


Theoretical design: F-CLA

- only implemented for small values of n. (2, 3, 4, at most 8)

Disadvantages:


- fan-out: c_0 for 3bit \rightarrow 4 gates.
- fan-in: for 3bit \rightarrow 4-input AND/OR

9-input OR gates!!!





Multilevel CLA: propagate and generate variables on blocks of ranks

$$C_4 = \underbrace{g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0}_{G_{0,3}} + \underbrace{P_3 P_2 P_1 P_0}_{P_{0,3}} \cdot C_0$$



$$C_4 = G_{0,3} + P_{0,3} \cdot C_0$$

$$C_4 = \underbrace{g_3 + P_3 g_2}_{G_{2,3}} + \underbrace{P_3 P_2}_{P_{2,3}} \underbrace{(g_1 + P_1 g_0)}_{G_{0,1}} + \underbrace{P_3 P_2}_{P_{2,3}} \cdot \underbrace{P_1 P_0}_{P_{0,1}} \cdot C_0$$



In general:

$$C_{j+1} = G_{i,j} + P_{i,j} \cdot C_i, \quad i \leq j$$

$$G_{i,k} = G_{j+1,k} + P_{j+1,k} \cdot G_{i,j}, \quad i \leq j < k$$



$$P_{i,k} = P_{j+1,k} \cdot P_{i,j}, \quad i \leq j < k$$

Notation:

$$G_{i,i} = g_i = x_i \cdot y_i$$


$$P_{i,i} = p_i = x_i + y_i$$

2 cells for implementation:




Consider 24-bit operands X, Y .

- obtain $G_{0:3}, P_{0:3}$
- A and B cells.





compute c_1, c_2, c_3, c_0



$$c_1 = G_{0:3} + P_{0:3} \cdot c_0$$


C cells overlap the B cells \Rightarrow B+C cell

A cells become AC cells by adding 2nd generation logic.



in the Text Book!
as 8 bits

Labels



$$D_{NL-COA-4}^2 = 9d$$

$$\Delta_{NL-COA-4}^{out} = 7d$$


$$\lceil 2.017 \rceil = 3$$

$$\lceil 7.7 \rceil = 7$$

In general:


$$\Delta_{NL-COA-n}^{out} = 1d + 2(\lceil \log_2 n \rceil d + 2d)$$

$$= (2\lceil \log_2 n \rceil + 3)d$$



$$D_{NL-COA-n}^2 = 1d + 2(\lceil \log_2 n \rceil - 1)d + 2\lceil \log_2 n \rceil d + 2d$$


$$= (4\lceil \log_2 n \rceil + 1)d$$



Hybrid CLA.

Consider operands on 6 bits.

① FCLA connected in RCA structure





$$\Delta_{out} = 7d$$

$$\Delta^F = 7d$$

② RCA segments connected in a NL-CLA manner

- extend FAE $\Rightarrow g_i = G_{ii}$ $\Rightarrow FAE^{\#}$



3

