```
1 --
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
3 -- config.vhd is a part of Innervator.
5
6
7 library ieee;
8
      use ieee.std logic 1164.all;
9
       use ieee.fixed float types.all;
10
11 package constants is
12
       /* Compile-Time Data File's Location */
13
       -- NOTE: You could also use relative paths (../) here, but they
14
       -- vary between simulators/synthesizers, defeating the purpose.
15
       constant c DAT PATH : string :=
16
           "C:/Users/Thrae/Desktop/Innervator/data";
       /* FPGA Constrains & Configurations */
17
18
       -- Clock
19
       constant c CLK FREQ : positive := 100e6;
20
       -- NOTE: Apparently, some FPGAs (e.g., Xilinx 7 series) work better
21
22
       -- (internally) with active-high resets, because their flip-flops
23
       -- were designed to take reset signals as so, and using active-low
24
       -- would require an inverter before each flip-flop's SR port; yet,
25
       -- board vendors might use negative/active-low signals for their
26
       -- reset buttons, because electronics are designed easier that way.
27
       -- If we have no control over the (external) polarity of our reset
       -- signal, a solution is to place a single inverter in the top-
28
       -- level hierarchy of the I/O pin logic ("IOB") & use that instead.
29
30
       -- SEE:
31
          ednasia.com/coding-consideration-for-pipeline-flip-flops
32
            Olsignal.com/electronics/iob-registers
33
34
       -- Also, you might want to "synchronize" (i.e., de-glitch, NOT
35
       -- related to sync./async. types of reset) and possibly debounce,
36
       -- if it is a button, your external reset signal prior to using it.
37
       -- signal.
38
       -- Reset (int./ext. = internal/external; neg. = negative)
39
       constant c RST INVT : boolean := true; -- Invert ext. reset pin
       constant c RST POLE : std ulogic := '1'; -- '0' = int. neg. reset
40
41
       constant c RST SYNC : boolean := true; -- false = async. reset
42
       -- Input port synchronization (num. = number)
                                    := 3; -- Port sync./deglitch num.
43
       constant c SYNC NUM : natural
44
       -- Button/switch debouncing
45
       constant c DBNC LIM : time := 30 ms; -- Debounce timeout
       -- TODO: Have a constant that chooses rising or falling edge
46
47
       --constant c EDG RISE
48
       /* Internal Fixed-Point Sizing */
49
       constant c WORD INTG : natural := 4;
50
       constant c WORD FRAC : natural := 4;
51
       constant c WORD SIZE : positive := c WORD INTG + c WORD FRAC;
52
       constant c GUARD BITS : natural := 0;
53
       constant c FIXED ROUND : fixed round style type
54
           fixed truncate;
55
       constant c FIXED OFLOW : fixed overflow style type :=
56
           fixed saturate;
57
       /* Neuron Settings */
58
       -- TODO: Make these arrays to configure each layer/neuron.
59
60
       -- Number of data to be concurrently processed in a single neuron
61
       -- (More = Faster network, at the expense of more FPGA logic usage)
```

```
constant c BATCH SIZE : positive := 1; -- < or = to data's length.</pre>
62
63
       -- Number of pipelining registers in each neuron; this would be
64
      -- the amount in clock cycles of latency in input --> output, too.
65
      -- (Less = Faster network, at the expense of route timing failure)
66
      constant c PIPE STAGE : natural := 3; -- 0 = Disable pipelining
67
      -- TODO: Add options to select between executing the activation
68
      -- function and/or setting the done signal inside or outside
69
       -- the neurons' busy state. (Speed/Size trade-off)
      /* UART Parameters */
70
       -- NOTE: Bitrate = Baud, in the digital world
71
72
       constant c BIT RATE : positive := 9 600;
73
       constant c BIT PERD : time := 1 sec / c BIT RATE;
74 end package constants;
75
76
77 -- ------
78 -- END OF FILE: config.vhd
```

```
1
 2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
   -- debouncer.vhd is a part of Innervator.
 5
 6
7
   library ieee;
8
       use ieee.std logic 1164.all;
9
10
  library config;
11
       use config.constants.all;
12
13
   -- Background: When you press a physical button, the metal contacts
14 -- don't make a perfect, clean contact instantly; instead, they might
15 -- "bounce" against each other several times, over a few milliseconds,
16
   -- before settling into a closed state. Additionally, Microcontrollers
17
   -- and FPGAs are incredibly fast, and they can detect each of those
   -- tiny bounces as if they were separate button presses; this could
18
19
   -- lead to a single button press being interpreted as multiple presses.
20 --
         There are many ways to resolve this matter, and they could be
21 -- done using hardware approaches (e.g., using a resister-capacitor)
   -- or software-based ones. In a software approach, we could detect
23 -- a button transition and sample it again at a later point in time,
24 -- which is at least a few milliseconds long (like 10 ms); if the
25 -- button's state had remained the same (i.e., it was "stable"), we
26 -- output that the button was "pressed" once.
27 --
         Be aware that other problems arising from external, wired
   -- interfaces might still apply: we had better accounted for
28
29 -- metastability and asynchnorized clock domains.
30 entity debouncer is
31
       generic (
32
           -- Timeout in milliseconds
33
           q TIMEOUT MS : time := 30 ms
34
       );
35
       port (
36
           i clk
                    : in std ulogic;
37
           i button : in std ulogic;
38
           o button : out std ulogic
39
       );
40
   end entity debouncer;
41
42 architecture behavioral of debouncer is
43
       -- Logically, we are supposed to divide the time by 1000,
44
       -- but VHDL simulators just don't like it when you perform
45
       -- integer math with physical units like time.
       constant timeout_ticks : positive :=
46
47
             (g TIMEOUT MS / ms) * (c CLK FREQ / 1000);
48
       signal timeout count : natural range 0 to timeout ticks-1 := 0;
49
50
       signal previous state : std ulogic := '0';
51 begin
52
53
       process (i clk) is
54
       begin
55
           if rising edge(i clk) then
56
               if (i button /= previous state and
57
                    timeout count < timeout ticks-1)</pre>
58
               then
59
                    -- If there's been a change in the button's state, we
60
                    -- begin to track it as long as it hasn't stayed
61
                    -- "stable" (i.e., unchanged) over the given timeout.
```

```
Innervator
                   timeout count <= timeout_count + 1;</pre>
62
63
                elsif timeout_count = timeout_ticks-1 then
64
                    -- Otherwise, for the duration of the timeout, the
65
                    -- button did not change and can be registered.
66
                    previous_state <= i_button;</pre>
67
                else
68
                    -- No change in button state; keep waiting.
69
                    timeout count <= 0;</pre>
70
71
           end if;
72
       end process;
73
74
       o button <= previous state;</pre>
75
76 end architecture behavioral;
77
78 -- -----
79 -- END OF FILE: debouncer.vhd
```

```
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
 3 -- neural typedefs.vhd is a part of Innervator.
 4
 5
 6
 7
   -- NOTE: You NEED to re-declare used libraries AFTER you instantiate
 8 -- the packages here; otherwise, basic types like "std logic" will not
9 -- get recognized! This is because VHDL's and Ada's ancient compilers
10 -- were "one-pass" and did not keep track of contexes. See:
11 -- https://insights.sigasi.com/tech/use-and-library-vhdl/
12 -- library work, std, ieee;
13
14 library ieee;
15
16 library config;
17
       use config.constants.all;
18
19 -- TODO: Provide an option to use unsigned types, too.
20 package fixed neural pkg is
21
       generic (
22
            -- NOTE: these two generic numbers should NOT be taken as
23
           -- generics, because Vivado 2023.2 has a bug where it throws
24
           -- random error messages if types, which are defined in a
25
           -- generic package based on generic parameters, are used
26
           -- outside; this is not a problem with VHDL or the code but
27
           -- with Vivado itself, as always. The solution is to
28
           -- "hard-code" them as constants from a global config file.
29
           -- g INTEGRAL BITS, g FRACTIONAL BITS : natural;
30
           package g FIXED PKG INSTANCE is new ieee.fixed generic pkg
31
               generic map ( <> ) -- VHDL-2008 Formal Generic Package
32
       );
33
       use g FIXED PKG INSTANCE.all; -- Import our custom fixed pkg
34
35
       -- Vivado bug workaround (see the note above)
36
       constant g INTEGRAL BITS : natural := c WORD INTG;
37
       constant g FRACTIONAL BITS : natural := c WORD FRAC;
38
        -- NOTE: A word is the "primary" size of values that we are
39
        -- going to use. Also, historically, a byte was the number
40
41
       -- of bits used to encode a character of text in a computer.
42
       -- SEE: https://en.wikipedia.org/wiki/Units of information
43
44
       -- NOTE: In fixed-point arithmetic, the "Q" notation is used to
45
       -- indicate the minimum number of bits required to represent a
        -- range of values. For example, signed Q0.7 uses 1 bit for the
46
47
       -- signdedness, 0 bit for the integer part, and 7 bits for the
48
       -- fractional part. Similarly, unsigned Q2.5 represents 2
49
        -- integer and 5 fractional bits.
50
        -- See: inst.eecs.berkeley.edu/~cs61c/sp06/handout/fixedpt.html
51
52
        -- NOTE: Bit Width = |INTEGRAL BITS| + |FRACTIONAL BITS|; the
53
       -- integral (i.e., whole) part comprises of [INTEGRAL BITS-1,
54
       -- 0] and the fractional (i.e., after the .decimal point)
55
        -- comprises of [-1, -FRACTIONAL BITS]
56
57
        /*
58
59
           Types derived from the generically given specifications
60
        * /
61
```

```
62
        /* Scalars */
 63
                              is -- An "analogue" bit with the range [0, 1)
        subtype neural bit
            u ufixed (-1 downto -(g FRACTIONAL BITS*2)); -- UNSIGNED and <1
 64
 65
        subtype neural nibble is -- Half-word
 66
            u sfixed ((g INTEGRAL BITS/2)-1 downto -(g FRACTIONAL BITS/2));
 67
        subtype neural word is -- Full-word
 68
            u_sfixed (g_INTEGRAL_BITS-1 downto -g_FRACTIONAL_BITS);
 69
        subtype neural dword is -- Double-word
 70
            u sfixed ((g INTEGRAL BITS*2)-1 downto -(g FRACTIONAL BITS*2));
 71
        subtype neural qword is -- Quadruple-word
 72
            u_sfixed ((g_INTEGRAL_BITS*4)-1 downto -(g_FRACTIONAL_BITS*4));
 73
        subtype neural oword is -- Octuple-word
 74
            u sfixed ((g INTEGRAL BITS*8)-1 downto -(g FRACTIONAL BITS*8));
 75
         /* Vectors */
 76
         -- A single-row (1-D) array of neural *word values.
 77
        type neural vector is array (natural range <>) of neural word;
        type neural bvector is array (natural range <>) of neural bit;
 78
 79
        type neural nvector is array (natural range <>) of neural nibble;
 80
        alias neural wvector is neural vector;
 81
        type neural dvector is array (natural range <>) of neural dword;
 82
        type neural quector is array (natural range <>) of neural qword;
 83
        type neural ovector is array (natural range <>) of neural oword;
 84
        /* Matrices */
 85
        -- A multi-row/nested (NOT 2-D) array of neural *vector arrays.
 86
        type neural matrix is array (natural range <>) of neural vector;
        type neural bmatrix is array (natural range <>) of neural bvector;
 87
 88
        type neural nmatrix is array (natural range <>) of neural nvector;
 89
        alias neural wmatrix is neural matrix;
        type neural dmatrix is array (natural range <>) of neural dvector;
 90
 91
        type neural qmatrix is array (natural range <>) of neural qvector;
 92
        type neural omatrix is array (natural range <>) of neural ovector;
 93
 94
        /*
 95
            Shorthand notations of the above-mentioned types
 96
 97
 98
        /* Scalars */
        alias nrl_bit is neural_bit;
99
        alias nrl nib is neural nibble;
100
101
        alias nrl wrd is neural word;
        alias nrl_dwd is neural_dword;
102
        alias nrl qwd is neural qword;
103
104
        alias nrl owd is neural_oword;
105
        /* Vectors */
106
        alias nrl vec is neural vector;
107
        alias nrl bvec is neural bvector;
108
        alias nrl nvec is neural nvector;
109
        alias nrl wvec is neural wvector;
110
        alias nrl dvec is neural dvector;
111
        alias nrl qvec is neural qvector;
112
        alias nrl ovec is neural ovector;
113
        /* Matrices */
        alias nrl mat is neural vector;
114
115
        alias nrl bmat is neural bmatrix;
116
        alias nrl nmat is neural nmatrix;
117
        alias nrl wmat is neural wmatrix;
118
        alias nrl dmat is neural dmatrix;
119
        alias nrl qmat is neural qmatrix;
120
        alias nrl omat is neural omatrix;
121
122
         -- Custom helper types for use in finding files' dimensions
123
        -- (i.e., number of neurons and weights within each neuron)
```

```
124
       type dimension is record
125
         rows : natural;
126
          cols : natural;
127
        end record;
        type dimensions array is
128
129
           array (natural range <>) of dimension;
130
131
        -- An enumeration/structure of a layer's neuron(s)' weights (array
        -- of array) AND each neuron's associated bias (array).
132
133
        type layer parameters is record
134
           dims : dimension; -- Array limitations' workaround
135
           weights : neural matrix;
136
           biases : neural vector;
137
        end record;
138
139
        -- NOTE: This is more limited than it seems, as each record would
140
        -- have to be of exactly the same length in a VHDL array of records
       -- On the other hand, dynamically allocated arrays, which are
141
142
       -- able to hold variable-length elements, are NOT allowed in
143
        -- synthetizable VHDL at all.
144
        -- See: https://stackoverflow.com/a/61031840
145
146
        -- Array of records to hold the parameters (i.e., weights and
        -- biases) of each and every layer, amounting to the entire network
147
148
       type network layers is
         array (natural range <>) of layer parameters;
149
150
151
152 -- ------
153 -- rtl synthesis off
154 -- pragma translate off
155 -- -----
156
       -- Simulation-Time Pointer types: You may access these types'
       -- dereferenced variables' values using ".all" suffixes after them.
157
        -- Also, you may have "dynamically sized" arrays by concatenating
158
159
       -- new "new" definitions with previous ones. Lastly, you may re-
160
       -- use declared pointer types by using "deallocate()" on them.
       type neural word ptr is access neural word;
161
162
       type neural vector ptr is access neural vector;
       type neural matrix ptr is access neural matrix;
163
       type network layers ptr is access network layers;
164
165
166
       -- NOTE: VHDL doesn't permit files of multidimensionals (e.g.,
        -- matrices) directly, so some improvization with pointer types
167
168
        -- is required in order to retrieve them as arrays of arrays.
169
170
        -- This could also be a file of fixed-points as fixed pkg provides
171
        -- textio.read, although ONLY in binary, octal, or hex formats.
172
       type neural file is file of neural word;
173 -- -----
174 -- pragma translate on
175 -- rtl synthesis on
176 -- -----
177
178
179
        -- NOTE: These "partially" resize their inputs; they are used as
180
        -- tricks to force synthetis tools to let us use arrays of
        -- differing element sizes. In practice, these 'resize's only
181
        -- "expand" their inputs and don't fully scale the data; they
182
        -- partially fill-in the expanded result.
183
184
        function resize(
           input arr : in neural vector;
185
```

```
186
           target dim : in dimension
187
         ) return neural vector;
188
189
        function resize(
190
            input mat : in neural matrix;
191
            target dim : in dimension
192
        ) return neural matrix;
193
194
195
        -- NOTE: These refuse to work with unconstrained generic types;
196
         -- so, you will have to define the manually for each constant
        -- decleration, if you want to use them.
197
198
        /*
199
        attribute num_inputs : natural;
200
        attribute num outputs : natural;
201
202
        attribute num inputs of neural vector : type is
203
            neural vector'length;
204
        attribute num outputs of neural vector : type is
205
            neural vector'length;
206
207
        attribute num inputs of neural matrix : type is
208
            neural matrix(0)'length; -- or 'length(dimension) for 2-D array
209
        attribute num outputs of neural matrix : type is
210
            neural matrix'length;
211
212
        -- NOTE: Records can't have methods; there's no protected record.
213
        -- So, we can use the rather obscure 'group' keyword to accomplish
214
         -- a similar objective.
215
        group layer group type is ( constant <> );
216
        attribute num neurons : natural;
217
218
        group layer group : layer group type (layer parameters);
        attribute num neurons of layer group : group is
219
220
            layer parameters.biases'length; -- or weights'length
221
222
223
         -- Another way of realizing the above idea is by using functions.
224
        /*
225
        function len_inputs(
226
            input arr : in neural vector
227
        ) return natural;
228
        function len outputs(
229
            input arr : in neural vector
230
        ) return natural;
231
232
        function len inputs(
233
            input mat : in neural matrix
234
        ) return natural;
235
        function len outputs (
236
            input mat : in neural matrix
237
        ) return natural;
238
239
        function len neurons (
240
            input arr : in neural vector
241
        ) return natural;
242
        function len neurons(
243
            input arr : in neural vector
         ) return natural; -- array of naturals?
244
245
246 end package fixed neural pkg;
247
```

```
248 -- TODO: Whenever Synthesis tools support protected types inside
249 -- synthesis (for constant initializations), as opposed to just
250 -- simulation, convert the methods inside this package body to
251 -- be inside a 'protected' type of 'neural vector' and ' matrix'.
252 package body fixed neural pkg is
253
254
        function resize(
255
            input arr : in neural vector;
256
            target dim : in dimension
257
         ) return neural vector is
258
            variable resized arr : neural vector (0 to target dim.rows-1);
259
        begin
260
            resized arr(input arr'range) := input arr; -- Partially fill it
261
262
            return resized arr;
263
        end function;
264
265
        function resize(
266
            input mat : in neural matrix;
267
            target dim : in dimension
268
         ) return neural matrix is
269
            variable resized mat : neural matrix
270
                 (0 to target dim.rows-1) (0 to target dim.cols-1);
271
        begin
272
            for row in input mat'range loop
273
                 --resized mat(row) := resize(input mat(row), target dim);
274
                 resized mat(row)(input mat(row)'range) := input mat(row);
275
            end loop;
276
277
            return resized_mat;
278
        end function;
279
280
    end package body fixed neural pkg;
281
282
283
284 -- "'quard bits' defaults to 'fixed guard bits,' which defaults
285 -- to 3. Guard bits are used in the rounding routines. If quard
286 -- is set to 0, the rounding is automatically turned off.
287 -- These extra bits are added to the end of the numbers in the
288 -- division and "to real" functions to make the numbers more
289 -- accurate." (Fixed point package user's quide by Mr. David Bishop)
290 library ieee;
291 library config;
292
        use config.constants.all;
293 package fixed pkg for neural is new ieee.fixed generic pkg
        generic map ( -- NOTE: ieee proposed pre VHDL-08
294
295
            fixed round style => c FIXED ROUND,
296
            fixed overflow style => c FIXED OFLOW,
            fixed_guard_bits => c_GUARD_BITS,
297
298
                                 => false
            no warning
299
        );
300
301 library neural;
302 library config;
303
        use config.constants.all;
304 package neural typedefs is new neural.fixed neural pkg
305
        generic map (
                                    => c WORD INTG, -- NOTE: Signed
306
            --INTEGRAL BITS
307
             --FRACTIONAL BITS
                                  => c WORD FRAC,
308
            g FIXED PKG INSTANCE => work.fixed pkg for neural
309
        );
```

```
310 -- After instanation, you may use the Packages above as follows:
311 -- use work.fixed pkg for neural.all, work.neural typedefs.all;
312 --
313 -- Alternatively, you may use their bundle as a context
314 -- (defined near the end of this file).
315
316 -- NOTE: IEEE's official fixed-point package has a bug (in
317 -- IEEE 1076-2008, a.k.a. VHDL-08), where to ufixed(sfixed) isn't
318 -- defined in the Package's header file, while its parallel
319 -- to sfixed(ufixed) is. So, the solution is to copy-paste the
320 -- decleration of said function from fixed generic pkg-body.vhdl
321 -- into our local library.
322 -- SEE: https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues/269
323 library ieee;
324
        use ieee.std logic 1164.all; -- Added to fix ModelSim's errors
325
326 library work;
327
        use work.fixed pkg for neural.all, work.neural typedefs.all;
328
329
    -- TODO: Include arrays of std (u)logic vector types?
330 --type t slv arr is array (natural range <>) of std logic vector;
   --type t suv arr is array (natural range <>) of std ulogic vector;
331
332 package fixed generic pkg bugfix is
333
        function to ufixed(
334
            arg : UNRESOLVED sfixed
335
        ) return UNRESOLVED ufixed;
336 end package fixed generic pkg bugfix;
337
338 package body fixed generic pkg bugfix is
339
        -- null array constants
340
        constant NAUF : UNRESOLVED ufixed (0 downto 1) :=
341
             (others => '0');
342
         -- Special version of "minimum" to do some
343
344
         -- boundary checking with errors
345
        function mine(l, r : INTEGER) return INTEGER is
        begin
346
            if (L = INTEGER'low or R = INTEGER'low) then
347
348
                report fixed generic pkg bugfix'instance name
349
                     & " Unbounded number passed, was a literal used?"
350
                     severity error;
351
                return 0;
352
            end if;
353
354
            return minimum (L, R);
355
        end function mine;
356
357
         -- converts an sfixed into a ufixed. The output is the same
358
         -- length as the input, because abs("1000") = "1000" = 8.
359
        function to ufixed(
360
            arg : UNRESOLVED sfixed
361
        ) return UNRESOLVED ufixed is
362
            constant left index : INTEGER := arg'high;
363
            constant right index : INTEGER := mine(arg'low, arg'low);
364
            variable xarq
365
                UNRESOLVED sfixed (left index+1 downto right index);
366
            variable result
367
                UNRESOLVED_ufixed (left_index downto right_index);
368
369
            if arg'length < 1 then</pre>
370
                return NAUF;
371
            end if;
```

```
372
373
            xarg := abs(arg);
374
            result := UNRESOLVED ufixed (
375
                xarg (left index downto right index)
376
            );
377
378
            return result;
379
380
        end function to ufixed;
381 end package body fixed generic pkg bugfix;
382
383 -- After instanation, you may use the Packages above as follows:
384 -- use work.fixed pkg for neural.all, work.neural typedefs.all;
385
386 -- Alternatively, you may use their bundle as a context:
387 context neural context is -- VHDL-2008 feature
388
       library neural;
            use neural.fixed pkg for neural.all,
389
390
                neural.neural typedefs.all;
391
           use neural.fixed generic pkg bugfix.all; -- REQUIRED!
392 end context neural context;
393
394 -- NOTE: Unfortunately, even if I play by Vivado Simulator's rules by
395 -- placing the VHDL-93 compatibility version of IEEE's fixed pkg into
396 -- a local directory AND commenting-out all homographes of std logic
397 -- vectors AND removing all references to 'line' datatypes, it still
398 -- finds a way to crash abruptly in other areas (e.g., File I/O),
399 -- without any log whatsoever, in simulation; working with Vivado's
400 -- Simulator is pointless, as even a ModelSim version from 8 years ago
401 -- (as of 2024) far outperforms it.
402
403 -- -----
404 -- rtl synthesis off
405 -- pragma translate off
406 -- -----
407
408 -- NOTE: Here, in simulation, we OVERWRITE the previous declaration;
409 -- this is done because there is no other way to detect whether the
410 -- code is being simulated and skip synth's code, in the latter case we
411 -- also need to use a custom version of IEEE's fixed pkg due to Vivado.
412 /*
413 context neural context is
414
       library ieee proposed;
415
           use ieee proposed.fixed pkg.all;
416
        -- NOTE: Xilinx Vivado does not support fixed- or floating-point
417
        -- packages for use within its simulator, even though it can
        -- synthetize them just fine; as a workaround, use
418
419
        -- a LOCAL 'ieee proposed' instead of 'ieee'.
420
        --
421
        -- SEE:
422
        -- docs.xilinx.com/r/en-US/uq900-vivado-logic-simulation/
423
                  Fixed-and-Floating-Point-Packages
424
425
              insights.sigasi.com/tech/list-known-vhdl-metacomment-pragmas
426
        library config;
427
            use config.neural typedefs.all;
428
            use config.fixed generic pkg bugfix.all; -- REQUIRED!
429 end context neural context;
430 */
431
432 --
433 -- pragma translate on
```



```
1 -- -----
 2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
 3 -- activation.vhd is a part of Innervator.
 6 library ieee;
7
      use ieee.std logic 1164.all;
8
       --use ieee.math real.MATH E; -- NOT synthetizable; use as generics!
9
10 library work;
11
      context work.neural context;
12
13
14 -- TODO: Implement more activation functions (e.g., ReLU, etc.)
15 package activation is
16
17
       alias in type is neural dword;
       alias out_type is neural_bit;
18
19
20
      function sigmoid(
21
         x : in type
22
       ) return out type;
23
24 end package activation;
25
26
27 package body activation is
28
29
       function sigmoid(
30
          x : in type
31
       ) return out type is
32
           -- TODO: Automate the generation of these constant look-up
           -- parameters to be done at compile-time, based on their sizes.
33
34
35
           -- Boundaries beyond which linear approximation begins erring.
36
           constant UPPER BOUND : in type :=
               to sfixed(+2.0625, in type'high, in_type'low);
37
38
           constant LOWER BOUND : in type :=
               to sfixed(-2.0625, in_type'high, in_type'low);
39
40
41
           constant LINEAR M : in type := -- M (the coefficient)
42
               to sfixed(0.1875, in type'high, in type'low);
           constant LINEAR_C : in_type := -- C (the displacement)
43
44
               to_sfixed(0.5, in_type'high, in_type'low);
45
46
           -- Look-Up constants for when the input value falls beyond
47
           -- the Linear Approximation's acceptable error range.
48
49
           -- NOTE: ZERO and ONE do not correspond to exactly 0.0 and 1.0;
50
           -- instead, they are a bit "leaky," similar to Sigmoid's output
51
52
           -- Actually, these are not really required and only add to the
53
           -- problem by introducing additional logic timing delay.
           /*
54
55
           constant ZERO : out type :=
56
               to ufixed(0.0625, out type'high, out type'low);
57
           constant ONE : out type :=
58
               to ufixed(0.9375, out type'high, out type'low);
59
60
61
           -- A temporary variable is required, because only VHDL-2019
```

```
Innervator
62
          -- allows conditional assignment (i.e., when...else) in
63
          -- front of return statements, and we are using VHDL-2008.
64
          variable result : out type;
65
66
           --attribute use dsp : string;
67
          --attribute use dsp of result : variable is "no";
68
       begin
69
70
           -- It is rather hard to implement exponents and logarithms
71
          -- in an FPGA; it would use too many logic blocks. Even
72
           -- approximating Sigmoid using the absolute value would
73
           -- still require 'x' to be divided, very slowly, by (1 + |x|).
74
          -- So, a linear approximation is used instead.
75
          result := --ZERO when x < LOWER BOUND else
76
                    --ONE when x > UPPER BOUND else
77
                    resize(to ufixed((LINEAR M * x) + LINEAR C), result);
78
79
          return result;
80
81
       end function sigmoid;
82
83 end package body activation;
84
85 -- ------
86 -- END OF FILE: activation.vhd
```

```
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
 3 -- file parser.vhd is a part of Innervator.
 4
 5
 6
 7
   -- TODO: Because the std.textio is so limited in VHDL, maybe
   -- try and investigate VHDL's VHPI to call C/C++ functions?
 9
10
   library std;
11
       use std.textio.all;
12
13 library ieee;
       use ieee.std logic 1164.all;
14
15
        --use ieee.std logic textio.all;
16
17
   -- TODO: Make these subtypes given through generics, in VHDL-2019.
18 library neural;
19
       context neural.neural context;
20
21 -- NOTE: The reason this package has been divided into two, including
22 -- an auxiliary one, is because I could not use the same functions
23 -- defined in a single package's body inside constant initializations
24 -- of its header (since the functions were not 'elaborated' on yet);
25 -- while you might think that 'deferred constants' were a solution to
26 -- this, they actually were not.
27
   -- Because I also needed to use said deferred constants inside
   -- the subtypes/types defined in the actual package's header, I
28
29 -- would trigger simulator errors related to "illegal use of deferred
30 -- constants." So, this was the only solution to access both.
31
   -- NOTE: Actually, the above-mentioned note no longer applies,
32 -- because I was able to find a way to constrain array types as
33 -- subtypes which could then be connected to external, unconstrained
34
   -- types in constant evaluations, but it is nonetheless a good
35
   -- practice to separate auxiliary functionality here.
36 package file parser aux is
37
38
        -- NOTE: Because the fixed-point package only provides procedures
39
        -- to read its types from files in the textual format of binary,
40
        -- octal, and hexadecimal (i.e., NOT decimal), I initially chose
41
        -- to read the inputs as floating-point 'real' types which would
42
        -- then be converted into fixed-point internally. HOWEVER, this
43
        -- brought me to the second issue: Xilinx Vivado has a bug in its
44
        -- implementation of the 'read()' procedure for 'real' datatypes,
45
        -- which prevents you from reading more than 7 elements from a
        -- single row. THUS, I had to resort to the lesser-known 'sread()'
46
47
        -- procedure, which takes in a (forcibly constrained) string,
48
        -- strips the given line of any and all types of whitespace
49
        -- characters and, lastly, tokenizes each whitespace-separated
50
        -- collection of characters into the input string; this way,
51
        -- I could get past Vivado's bug and convert the string
52
        -- representation of floating-points into a 'real' and finally
53
        -- an actual fixed-point... or, could I?
54
              Vivado, unsurprisingly, did NOT care to implement 'sread()'
55
        -- AT ALL; while it appears to synthetize correctly, it hard-
56
        -- crashes the simulator with NO log and also does not even work
57
        -- in synthesis itself (tested using 'assert' statements).
        -- To make matters even worse, Vivado implemented the fixed-point
58
59
        -- package---an official IEEE package---in an incredibly poor and
60
        -- "hacky" way; not only does the simulator outright REFUSE to work
       -- with the ieee.fixed generic pkg, but it also suggets, even as of
61
```

```
-- the 2023.2 version, that you use the now-OUTDATED workaround of
 62
 63
         -- replacing ieee with ieee proposed as to use the VHDL-93 version
 64
         -- of the Package. The problem here is that, sometime around 2021,
 65
         -- they removed ieee proposed from the package list, making their
         -- OWN workaround OBSOLETE. Not only that but, because they again
 66
 67
         -- failed to implement std.textio's 'line' type properly, you also
 68
         -- cannot place the raw files of fixed-point package into your own
 69
         -- project's directory and resolve the issue; Vivado does not even
 70
         -- let you define or use a procedure that takes in a 'line' type
 71
         -- parameter. This also brings us to the next issue: I could NOT
 72
         -- use fixed-point package's implementation of sfixed/ufixed parser
 73
         -- [i.e., read()]. SEE:
 74
         -- https://support.xilinx.com/s/question/0D52E000061LghFSAS
 75
               ULTIMATELY, I had to resort back to using Vivado's broken
 76
         -- implementation of read() (which is the ONLY choice) and
 77
         -- flatten my input files to not contain more than a single
 78
         -- element per line.
 79
               But then I encountered yet another problem: Vivado's
 80
         -- 'readline()' behaved very strangely, reporting the 'length
 81
         -- attribute to be >0 even for otherwise-blank lines. The issue
 82
         -- as I later found out, was that Vivado, for some reason, treats
 83
         -- files with a '.txt' extension in a special manner and readline()
 84
         -- completely breaks on those; so, I had to rename it to something
 85
         -- else (e.g., '.dat'). This should not happen since 'text' is
 86
         -- defined as 'file of string' in std.textio, and, if I wanted to
 87
         -- have my file read as binary or any other type, I would define
 88
         -- my own 'type binary is file of bit', yet Vivado makes this
 89
         -- (undocumented) assumption on its own... SEE:
 90
         -- reddit.com/r/FPGA/comments/16th9ok
 91
                /textio not reading negative integers from file in
 92
                That seemed to solve the Issue only in simulation, although
 93
         -- read() would still not read more than 7 elements per line; in
 94
         -- synthesis, read() was STILL broken beyond repair. Eventually,
 95
         -- I found that Vivado actually implemented the read() procedure
 96
         -- correctly ONLY in case of 'bit_vector' and 'std_logic_vector';
 97
         -- NOTHING else---not even simple positive integers---works.
 98
               Also, I found out that another limitation is that you CANNOT
99
         -- detect "blank" lines; for some reason, Vivado will always report
100
         -- the current line's 'length attribute to be the same throughout
101
         -- an entire file. Fortunately, this could be worked-around by
         -- merely using rows full of 'X', 'Z', or 'U' as "delimiters."
102
103
         -- inside COMMENTS, and its read() was completely disfunctional).
104
               Never have I had to wrestle so much with a toolchain just to
105
         -- get something so incredibly trivial to work, but this seems to
106
         -- be commonplace within EDA tools: I also looked into Synopsys'
107
         -- Synplify to see if they implemented file I/O properly there,
         -- but Synplify seemed even buggier than Vivado (e.g., it would
108
109
         -- break when you used ASCII grave accents and specific keywords
110
         -- such as protected).
111
112
         -- NOTE: Do NOT use 'ulogic' as Vivado's read() is broken for it.
113
        subtype read t is std logic vector(neural word'length-1 downto 0);
         --
114
115
         -- NOTE: Also, since you cannot leave out the 'out' parameters of
116
         -- procedures as 'open' in VHDL (unlike entities and components),
         -- I NEED to use this "dummy" placeholder evem if we don't actually
117
118
        -- care about the read values and only want to count their numbers.
119
        alias dummy t is read t;
120
         -- Be aware that you cannot combine 'sread()' (which is broken
         -- anyway) with a non-static while-loop, or else Vivado will
121
122
         -- still complain about using an unsynthesizable procedure.
         --constant FAKE LIMIT : natural := 2**16 - 1;
123
```

```
124
125
        constant ROW_DELIMITER : read_t := (others => 'X');
126
         --constant NULL SLV
                                  : std logic vector (0 downto 1) :=
         -- (others => '0');
127
128
129
130
         -- Helper macros; TODO: Make this package a generic based on these
131
         function get weights file(
            layer path : in string;
132
133
             layer idx : in natural
134
         ) return string;
135
136
         function get biases file (
137
            layer path : in string;
138
             layer idx : in natural
139
         ) return string;
140
141
         impure function get num layers (
142
             network path : in string
143
         ) return natural;
144
145
         impure function get network dimensions(
146
             network dir : in string;
147
             num layers : in natural
148
         ) return dimensions array;
149
150
         function max(x : dimensions array) return dimension;
151
152
    end package file parser aux;
153
154
    package body file parser aux is
155
156
         function get weights file(
157
            layer path : in string;
158
             layer idx : in natural
159
         ) return string is
160
        begin
             return layer path & "/weights " &
161
162
             natural'image(layer idx) & ".dat";
163
         end function get weights file;
164
165
         function get biases file (
166
            layer path : in string;
167
             layer idx : in natural
168
         ) return string is
169
        begin
170
             return layer path & "/biases " &
171
             natural'image(layer idx) & ".dat";
172
        end function get biases file;
173
174
         -- Returns the number of layers in a network, depending on how
175
         -- many 'weights' files were present in a given directory.
         -- Unfortunately, as a side effect, it has to create an extra
176
177
         -- file named "weights {N+1}.dat" to bypass Vivado's limitations.
178
179
         -- NOTE: Due to Vivado's nonstandard implementation of file open(),
180
         -- we cannot depend on "open status = name error," because Vivado
181
         -- just quits whenever it encounters a file that cannot be opened.
         -- SEE: support.xilinx.com/s/question/0D54U00008C08pTSAT/
182
                    bug-fileopen-is-not-consistent-with-ieee-standards
183
184
         impure function get num layers(
185
            network path : in string
```

```
186
        ) return natural is
187
            file test handle : text;
188
            variable open status : file open status;
189
            variable file no
                               : natural := 0;
190
        begin
191
             -- Exit when there are no more layers/files to process.
192
             try file : loop
                 -- NOTE: In VHDL-2008, there is no 'read write mode' as
193
                 -- in VHDL-2009; this is a rather lengthy workaround.
194
195
                 -- NOTE: Do NOT use 'write mode'; it wipes the file out.
196
                 -- use 'append mode' instead.
197
198
                 file open (
199
                     open status,
200
                     test handle,
                     get weights file (network path, file no),
201
                     append_mode -- Create it if it doesn't exist
202
203
                 );
204
                 file close(test_handle);
205
206
                 -- 'open status' doesn't work in Vivado.
207
                 exit when (open status /= open ok);
208
209
                 file open (
210
                     open status,
211
                     test handle,
212
                     get weights file (network path, file no),
213
                     read mode -- Re-open it in readmode
214
                );
215
216
                 was empty : if endfile(test handle) then
217
                     file close(test handle);
218
                     exit; -- Exit entirely
219
                else
220
                     -- The file opened was valid & there exists a layer.
221
                     file no := file no + 1;
222
                 end if was empty;
223
224
                 file close (test handle);
225
            end loop try file;
226
227
            return file no;
228
        end function get num layers;
229
230
        -- This function returns the number of rows and columns in a file.
231
        impure function get layer dimension(
232
            layer dir : in string;
233
            layer idx : in natural
234
        ) return dimension is
235
            constant sample file
                                    : string :=
236
                 get weights file(layer dir, layer idx);
237
            file file to test : text open read mode is sample file;
            variable current line
238
                                     : line;
239
            variable dummy element : dummy t;
240
            variable read succeded : boolean;
241
                                     : natural := 1; -- No ending delimiter
            variable n rows
242
            variable n cols
                                     : natural := 0;
243
            variable layer_dimension : dimension;
244
        begin
245
246
             count rows : while not endfile(file to test) loop
247
                 --count cols : while not endfile(file to test) loop
```

```
248
249
                 readline(file_to_test, current_line);
                 read(current line, dummy element, read succeded);
250
251
                 if dummy element = ROW DELIMITER then
252
253
                     n rows := n rows + 1;
254
                 end if;
255
256
                 if n rows = 1 then -- Avoid re-counting multiple times
257
                     n cols := n cols + 1;
258
                 end if;
259
                 --end loop count cols;
260
261
             end loop count rows;
262
263
             assert n rows > 0
264
                 report "No rows existed in layer no. "
265
                 & natural'image(layer idx) & "."
266
                     severity failure;
267
             assert n cols > 0
268
                 report "No columns existed in layer no. "
269
                 & natural'image(layer idx) & "."
270
                     severity failure;
271
272
             layer dimension.rows := n rows;
273
             layer dimension.cols := n cols;
274
275
             return layer dimension;
         end function get layer dimension;
276
277
         -- This returns an array of rows and cols in a network's layers
278
279
         impure function get network dimensions(
280
             network dir : in string;
281
             num layers : in natural
282
         ) return dimensions array is
283
             variable network dimensions :
284
                 dimensions array (0 to num layers-1);
285
        begin
286
287
             per layer : for idx in network dimensions'range loop
288
                 network dimensions(idx) :=
289
                      get layer dimension (network dir, idx);
290
             end loop per layer;
291
292
             return network dimensions;
293
         end function get network dimensions;
294
295
296
         -- Returns the maximum of either columns# and rows# together
297
         -- as a single dimension; takes an array of dimensions.
298
         function max(x : dimensions array) return dimension is
299
             variable x max : dimension := x(x'low); -- Start with the first
300
         begin
301
             -- Starting from 'low+1 because 'low was assigned beforehand.
302
             comparator : for i in x'low+1 to x'high loop
303
                 x \text{ max.rows} := x(i).\text{rows when } (x(i).\text{rows} > x \text{ max.rows});
304
                 x \text{ max.cols} := x(i).\text{cols when } (x(i).\text{cols} > x \text{ max.cols});
305
             end loop comparator;
306
307
             return x max;
308
         end function max;
309
```

```
310 end package body file parser aux;
311
312
313 library std;
314
        use std.textio.all;
315
316 library ieee;
        use ieee.std logic 1164.all;
317
318
319 library work;
320
        use work.file parser aux.all;
321
322 library neural;
323
        context neural.neural context;
324
325 package file parser is
326
327
        impure function parse network from dir(
328
            network dir : string
329
        ) return network layers;
330
331 end package file parser;
332
333 -- NOTE: In VHDL, you are not able to pass or return ranges (e.g.,
334 -- '7 downto 0') to or from functions/procedures; so, the start/end
335 -- both have to be given SEPARATELY.
336 --
337 -- NOTE: In VHDL, you also cannot pass 'file' handles/objects; so,
338 -- the solution is to reduntantly open/close the files EACH time.
339 package body file parser is
340
        -- NOTE Due to VHDL limitations, and to avoid allocators (i.e.,
341
        -- 'access', 'new', and dynamic concatenation), which are
342
        -- completely disallowed in synthesis (EVEN to just initialize
        -- other constants) we have to know the number of rows/cols in
343
344
        -- each file as a constant BEFORE calling these functions. In
345
        -- other words, the ' dim' parameters are the actual dimensions
346
        -- and not the ones we'd subsequently use for the Resizing Trick.
347
        -- (Thanks to Mr. Brian Padalino for his dimension-measuring idea.)
348
        -- NOTE: Make sure to review the following link:
349
350
        -- support.xilinx.com/s/question/0D54U00008ADvMRSA1
351
        -- TL;DR: Vivado (as of 2023.2) has a bug within its
352
        -- 'read()' procedure of 'real' datatypes that prevents
353
        -- reading out more than 7 times from a single line.
354
355
        -- This means that "rows" hereinafter refer to a flattened list
        -- of elements on multiple lines, NOT multiple elements per line.
356
357
358
359
        -- Variant for arrays (e.g., biases)
360
        impure function parse elements (
361
            file path : in string;
            file dim : in dimension
362
363
        ) return neural vector is
                   file handle : text open read_mode is file_path;
364
365
            variable file row : line;
366
            variable row elem : read t; -- Intermediary for conversion
367
            variable result arr : neural vector (0 to file dim.rows-1);
368
             -- No need for an outer loop; there is only ONE "row" of biases
369
370
371
            parse row : for col in result arr'range loop
```

```
372
373
                 readline(file handle, file row);
374
                 read(file row, row elem);
375
                 -- Convert to the internally used fixed-point type.
376
377
                 result arr(col) := to sfixed(
378
                     row elem, neural word'high, neural word'low
379
                 );
380
381
            end loop parse row;
382
383
            return result arr;
384
        end function parse elements;
385
386
        -- Variant for nested arrrays/matrices (e.g., weights)
387
        impure function parse elements(
388
            file path : in string;
389
            file dim : in dimension
390
        ) return neural matrix is
391
                     file handle : text open read mode is file path;
            file
392
            variable file row
                                 : line;
            variable row elem : read t; -- Intermediary for conversion
393
394
            variable dummy length : natural;
395
            variable result mat : neural matrix
396
                 (0 to file dim.rows-1) (0 to file dim.cols-1);
397
        begin
398
399
            parse rows : for row in result mat'range loop
400
                 parse cols : for col in result mat(0) 'range loop
401
402
                     readline(file handle, file row);
403
                     read(file row, row elem);
404
                     -- If the row hasn't ended, convert and store the item.
405
406
                     result mat(row)(col) := to sfixed(
407
                         row elem, neural word'high, neural word'low
408
                     );
409
410
                end loop parse cols;
411
                 -- Skip the delimiters (except at EOF)
412
413
                 if not endfile (file handle) then
414
                     readline(file handle, file row);
415
                 end if;
416
            end loop parse_rows;
417
418
            return result mat;
419
        end function parse elements;
420
421
422
        -- NOTE: A very frustrating limitation was that anything earlier
        -- than VHDL-2019 cannot use 'block' in subprograms (e.g., function
423
424
        -- bodies), and I really needed to use 'block's because they allow
425
        -- you to have a varying number of locally scoped constant types.
426
        -- Because I have an unknown (though not at compile-time) number of
427
        -- layers to parse, I cannot simply hard-code 10 or 100 constant
        -- types. So, one way was to constrain the entire holder (record)
428
        -- inside the function's declaration region, but this proved a
429
430
         -- challenge: I now could not return my value from the function in
431
        -- any way.
432
                Constraining a record inside a function's LOCAL declaration
         -- area meant that I could not use it to define the function's own
433
```

```
434
        -- return type, much less use it outside the function for the
435
        -- caller's type. Other than using VHDL-2019 (which, as of 2024,
436
        -- is not supported anywhere), a solution to this was using a
437
        -- for-generate loop (which DOES have a locally scoped declaration
        -- region) inside an entity. However, this meant having to
438
439
        -- instantiate an entity each time you want to use the parser;
440
        -- the syntax would look rather clunky that way.
441
               Ultimately, I chose to take advantage of VHDL-2008's generic
        -- packages and perform some of the processing (i.e., finding the
442
443
        -- number of layers or their dimensions), which will be used by the
444
        -- custom constrained record types, earlier in the package's header
445
        impure function parse network from dir(
446
            network dir : string
447
        ) return network layers is
448
449
            constant NUM LAYERS : natural :=
450
                get num layers (network dir);
            constant LAYER DIMS : dimensions array :=
451
452
                get network dimensions (network dir, NUM LAYERS);
453
            constant MAX DIM
                              : dimension :=
454
                max(LAYER DIMS);
455
456
            subtype constr params arr t is network layers
                (0 to NUM LAYERS-1)
457
458
459
                    weights (0 to MAX DIM.rows-1) (0 to MAX DIM.cols-1),
460
                    biases (0 to MAX DIM.rows-1)
461
            -- SEE: https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues/312
462
463
            subtype constr params t is constr params arr t'element;
464
465
            variable current layer : constr params t;
466
            variable result arr : constr params arr t;
467
        begin
468
469
            per layer : for i in 0 to NUM LAYERS-1 loop
470
                current layer.dims := LAYER DIMS(i);
471
472
                current layer.biases := resize(parse elements(
473
                    get biases file(network dir, i), LAYER DIMS(i)
                ), MAX DIM);
474
475
                current layer.weights := resize(parse elements(
476
                    get weights file(network dir, i), LAYER DIMS(i)
477
                ), MAX DIM);
478
479
                result arr(i) := current layer;
480
            end loop per layer;
481
482
            return result arr;
483
        end function parse network from dir;
484
485
486 end package body file parser;
487
488
489 -- -----
490 -- END OF FILE: file parser.vhd
491 -- ----
```

```
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
 3 -- pipeliner.vhd is a part of Innervator.
 4
 5
 6
7
   -- For background, sometimes operations/logic inside a process might
  -- take too long, due to the limitations of the physical world, and
9
  -- therefore not be ready within a single clock cycle; this is referred
   -- to as "timing violation" in FPGA design, and it is especially
10
11
   -- prevalent when using too many combination logic and/or having too
12 -- fast of a clock (e.g., 500MHz -> 2 ns). So, a workaround is to
13
   -- "delay" (i.e., spread) the processing of data over multiple clock
14
   -- cycles; this is done by assigning inputs/outputs to one or more
15 -- "register" signals, which makes said ins/outs reach the outside
16
   -- entities by multiple clock cycles (e.g., 50 ns instead of 10 ns)
17
   -- as to give the FPGA fabric more time to complete the operations
18
   -- we ask it to. Also, certain built-in blocks, such as DSPs, will
19
   -- "pull in" our externally registered (pipelined) signals and have
20
   -- the same delaying effect.
21
   -- Another type of delay is "routing" delay, which is actually
22
   -- more common nowadays and in newer FPGAs. Routing delay refers
23 -- to the actual, physical delay caused by electricity moving too
24
   -- "slowly" in an internal FPGA route (i.e., wire), and it is often
25
   -- caused when you try to access specific hard-macro components
26 -- (e.g., a DSP or BRAM) that only exists in a specific location
27
   -- of your FPGA chip, while you have too much logic depend on that,
   -- which, in turn, makes it physically impossible for the router to
28
29 -- place them all next to said hard-macro instantiation. The solution
30 -- is exactly the same: convert the routed path to a "multi-cycle"
31
   -- clock using flip-flop chains.
32
         Note that delaying does imply that external users have to
   -- "wait" for the processing to be finished before they can supply
33
34
   -- new data to us; while the old data is going through flip-flop
35 -- chains, new data could follow after just a single clock cycle.
36 -- If the data D1 is given at nanosecond 0 and D2 at 10, then
37
   -- (in a double-registering pipeline), output 01 would be returned
38 -- at nanosecond 20 AND 02 would STILL appear at 30. In other words,
39 -- we didn't have to wait for O1 to be fully done before passing D2,
40
   -- and you could think of it as a car assembly line.
41 --
         Be aware that timing violations do not 100% mean that your
42 -- design won't work in practice. Synthesis tools account for all
43 -- extremities when calculating timing violations; they consider
44 -- worst-case scenarios and ascertain that your described logic will
45 -- finish under those circumstances within the allocated clock cycle.
46 -- If you proceed with having tiny timing errors, your design might
47 -- work just fine, but the moment your FPGA package gets too heated
48 -- or too cold (for example), it'll have a higher tendency to fail.
49
         Also, this closely relates to a "synchronizer," which also
50
   -- uses delay lines to solve a different problem (metastability).
51
         Lastly, you might have to enable "retiming" optimizations in
   -- your synthesis tools so that they may take advantage of pipelining.
52
53
54
   library ieee;
55
       use ieee.std logic 1164.all;
56
57
   -- NOTE: Currently, there is a language inconsistency (reported by me)
   -- in VHDL that disallows output ports from being able to use
58
59
   -- "aggregated" expressions (i.e., tuples) such as (1, 2, 3) or
60
   -- (A, B, C):
   -- https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues/311
```

```
62 --
 63 -- had they been allowed, the entity could have been used like so:
 64 --
 65 --
          -- Here, we expect that the entity constructs a "trit vector"
 66 --
          -- type internally, using it to denote its input/output signals.
 67 --
          test instance : entity work.pipeliner
 68 --
              generic map (2, trit)
 69 --
              port map (
 70 --
                  (alpha, beta, gamma), -- This works, as of VHDL-08.
 71 --
                   (alpha reg, beta reg, gamma reg) -- EXPRESSION ERROR!
 72 --
              );
 73 --
 74 -- However, because dis-aggregation is not done on 'out' ports, and
 75 -- because arrays cannot be constructed based on a base type in VHDL
 76 -- versions earlier than 2019, the next interface could have been this:
 77 --
          -- trit vector is defined by us earlier in the Architecture.
 78 --
 79 --
          test instance : entity work.pipeliner
 80 --
              generic map (2, trit vector, 3)
 81 --
              port map (
 82 --
                  (alpha, beta, gamma), -- This works, as of VHDL-08.
 83 --
                  o signals(0) => alpha reg,
 84 --
                  o signals(1) => beta reg,
 85 --
                  o signals(2) => gamma reg
 86 --
              );
 87 --
 88 -- Sadly, you cannot "convince" VHDL's strong typing system that the
 89 -- generically provided type is, in fact, an array that you can index
 90 -- over; this means that the next alternative was either "dividing" the
 91 -- interface to take/return one signal at a time, or continue with
 92 -- tuples but provide a duplicate overload for every single array type.
 93 --
 94 -- NOTE: The aforementioned topic also applies equally to generic
 95 -- subprograms (i.e., generically typed procedures) with the difference
 96 -- being that they cannot have indexed/composite port assignments
 97 -- whatsoever; the compiler complains about non-static (?) ports.
 98 --
 99 -- NOTE: Subprograms (like procedures) can take generic arguments,
100 -- similar to entities. However, a nuanced difference is that an
101 -- entity's 'generic(...);' and 'port(...);' clauses are statements
102 -- (hence the semicolon; after them), while 'generic(...)' and
103 -- 'parameter(...)' are NOT statements and do not have semicolons.
104 -- This also means that we cannot declare constants in-between the
105 -- 'procedure' and 'is' keywords, unlike entities.
106 package pipeliner is
107
        procedure registrar
108
            generic (
109
                constant g NUM STAGES :
110
                    in natural range 2 to natural'high := 3;
111
                         t ARG TYPE
112
            )
113
            parameter (
114
                signal i clk : in std ulogic;
115
                signal i signal : in t ARG TYPE;
116
                signal o signal : out t ARG TYPE
117
            );
118
119 end package pipeliner;
120
121 -- Instantiate in the following format:
122 --
123 --
          procedure register signal is new core.pipeliner.registrar
```

```
124 --
               generic map (3, std logic vector);
125
126 --
            register signal(i clk, sig unreg, sig reg);
127 --
128 package body pipeliner is
129
130
         -- Works on a single signal at a time
131
        procedure registrar -- Singular
132
            generic (
133
                 constant g NUM STAGES :
134
                     in natural range 2 to natural'high := 3;
135
                         t ARG TYPE
136
137
            parameter (
138
                 signal i clk : in std ulogic;
139
                 signal i signal : in t ARG TYPE;
140
                 signal o_signal : out t_ARG_TYPE
141
        is
142
143
            type t arg arr is array (natural range <>) of t ARG TYPE;
144
             -- NOTE: Even though this is a variable, and variables are
             -- purported to update their values immediately, these are,
145
146
             -- in reality, no different from normal signals in this case.
147
             -- Unlike simulation, hardware is not 100% perfect and a
148
             -- daisy-chain of variables mean that the following variables
149
             -- would be longer "wires" connecting them to preceding ones,
150
            -- meaning that there could be a delay (albeit very tiny)
151
             -- between the time it takes for the preceding variables to
152
             -- update their own values and the time it takes for variables
153
             -- later in the chain to take effect of said updates.
154
                   I find a lot of tutorials and beginners' guides very
155
             -- misleading as a result of this; had such pitfalls been
156
            -- mentioned, variables would not be treated so arcanely.
157
             -- Also, since variables could effectively be used to
158
             -- replicate signals' delayed assignment behavior in synthesis,
159
             -- one cannot help but wonder why VHDL just doesn't let us
160
             -- declare signals directly in the first place; the reason
             -- is rather arbitrary and lies in (now-ancient) design
161
162
             -- choices of VHDL and Ada.
163
            variable pipeline_regs : t_arg_arr (g_NUM_STAGES-2 downto 0);
164
165
        begin
            pipeline regs(0) := i signal when rising edge(i clk);
166
167
168
            for i in 1 to g NUM STAGES-2 loop
169
                 pipeline regs(i) :=
170
                     pipeline regs(i - 1) when rising edge(i clk);
171
            end loop;
172
173
             o signal <= pipeline regs(pipeline regs'high);</pre>
174
        end procedure registrar;
175
176
177
         -- NOTE: The rationale behind using array types was to
178
         -- replicate the same "variadic" number of parameters
179
         -- that we have in C.
180
181
         -- TODO: Whenever VHDL-2019 is widespread, make this take
         -- in a base type and construct its array ITSELF; this
182
183
         -- way, users won't have to define an otherwise-unused
184
         -- array type just to pass it to this entity, and they can
         -- use a single entity instantiation for multiple signals.
185
```

```
186
187
         -- https://gitlab.com/IEEE-P1076/VHDL-Issues/-/issues/311
        /*
188
189
        procedure register signals -- Plural
190
            generic (
191
                 constant g NUM STAGES :
192
                     in natural range 2 to natural'high := 3;
193
194
                 type t ELEMENT is private;
195
                 type t ARRAY is array (natural) of t ELEMENT
196
197
            parameter (
198
                 signal i clk
                                 : in std ulogic;
199
                 signal i_signals : in t_ARRAY (0 downto 0);
200
                 signal o signals : out t ARRAY (0 downto 0)
201
202
        is
203
             -- NOTE: We subtract by 2 because the incoming (input) signal
204
             -- itself also counts; when we talk about "double registering"
205
             -- signals, we know that there already WAS a flip-flop register
206
            -- (i.e., the 'in' signal) and we need to add just 1 more to it
207
            constant NUM ELEMS : positive := i signals'length;
208
             -- Constrained subtypes of the array's elements.
209
            subtype t CONSTRAINED is t ARG TYPE (i signals'element'range);
210
211
            procedure register custom typed is new registrar
212
                 generic map (g NUM STAGES, t CONSTRAINED);
213
        begin
214
             -- Compile-time assertions will go here to ascertain
             -- that the 'input' and 'output' are of equal lengths.
215
216
             --assert i signals'length = o signals'length
217
                 --report "Aggregated input/output tuples " &
218
                         "are not equal in size."
219
                     --severity failure;
220
221
            per signal : for i in 0 to NUM ELEMS-1 loop
222
                 register custom typed(i clk, i signals(i), o signals(i));
223
             end loop per signal;
224
        end procedure register signals;
225
226
227 end package body pipeliner;
228
229
230 library ieee;
231
        use ieee.std logic 1164.all;
232
233 entity pipeliner_single is
234
        generic (
235
            g NUM STAGES : positive := 2;
236
            type arg type
237
        );
238
        port (
239
            i clk
                    : in std ulogic;
240
            i signal : in arg type;
241
            o signal : out arg type
242
        );
243
244
        type arg arr type is array (natural range <>) of arg type;
245 end entity pipeliner single;
246
    architecture behavioral of pipeliner single is
247
```

```
-- Synthesis tools will often replace a series of flip-flops
248
249
         -- with better primitives, like shift-registers, that "achieve"
250
         -- the same delaying effect. However, we might sometimes WANT
         -- to use flip-flops specifically, so we can turn off that
251
         -- optimization by using vendor-specific attribute definitions.
252
253
254
         -- Also, note that avoiding the usage of explicit reset signals
255
         -- may also result in the same shift-register (SRL) conversion.
256
               ednasia.com/coding-consideration-for-pipeline-flip-flops
257
258
        /* Xilinx ISE */
259
        attribute register balancing : string;
        /* Xilinx Vivado */
260
261
        attribute shreg extract : string; -- No shift-reg. conversion
262
         /* Altera Quartus */
263
        attribute syn allow retiming : boolean;
264
265
         -- TODO: Do we also apply these to input/output or just cascades?
266
        attribute register balancing of
267
             i signal : signal is "backward";
268
        attribute shreg extract of
269
            i signal : signal is "no";
270
        attribute syn allow retiming of
271
             i signal : signal is true;
272
         -- Output
273
        attribute register balancing of
274
             o signal : signal is "backward";
275
        attribute shreg extract of
276
            o signal : signal is "no";
277
        attribute syn allow retiming of
278
             o signal : signal is true;
279 begin
280
         -- NOTE: Concurrent assignments mean that there is no
281
282
         -- delay involved; both wires "connect" and act as one.
283
284
         -- "Delaying" by 1 stage means that we will not have
285
         -- to place any additional flip-flops in the middle.
286
         -- The reason is that the unregistered i signal
287
         -- would also have a propagation delay of 1 whenever
288
         -- something is assigned to it.
289
         single pipeline : if g NUM STAGES = 1 generate
290
            o signal <= i signal; -- CONCURRENT assignment
         -- Otherwise, implement actual delay with flip-flops.
291
292
        else generate
293
            constant STAGES HIGH : natural := g NUM STAGES - 2;
294
            signal pipeline regs : arg arr type
295
                 (0 to STAGES HIGH);
296
297
            attribute register balancing of
298
                 pipeline regs : signal is "backward";
299
            attribute shreg extract of
300
                 pipeline regs : signal is "no";
301
             attribute syn allow retiming of
302
                 pipeline regs : signal is true;
303
        begin
304
            pipeline chain : for j in 0 to STAGES HIGH generate
305
                 pipeline register : process (i clk) begin
306
                     if rising edge(i clk) then
307
                         pipeline regs(j) <= i signal when j = 0
308
                             else pipeline regs(j-1);
309
                     end if;
```

```
310 end process pipeline_register;
311
        end generate pipeline_chain;
312
313
        o_signal <= pipeline_regs(STAGES_HIGH); -- CONCURRENT assignment</pre>
314
     end generate;
315
316 end architecture behavioral;
317
318
319
320 -- -----
321 -- END OF FILE: pipeliner.vhd
322 -- -----
```

```
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
 3 -- neuron.vhd is a part of Innervator.
 4
 5
 6
 7
   library ieee;
 8
       use ieee.std logic 1164.all;
 9
10
   library work;
11
       context work.neural context;
12
13 library config;
       use config.constants.all;
14
15
16 library core;
17
18 -- TODO: Generically 'type' these, at least in VHDL-2019.
19 entity neuron is
20
       generic (
21
           g NEURON WEIGHTS : neural wvector;
                          : neural_word;
22
           g NEURON BIAS
23
           /* Sequential (pipeline) controllers */
24
           -- Number of inputs to be processed at a time (default = all)
25
           g BATCH SIZE : positive := g NEURON WEIGHTS'length;
26
           -- Number of pipeline stages/cycle delays (defualt = none)
27
           g PIPELINE STAGES : natural := 0
28
       );
29
       -- NOTE: There are also other types such as 'buffer' and the
30
        -- lesser-known 'linkage' but they are very situation-specific.
31
        -- NOTE: Apparently, it is better to use Active-High (like o done
32
       -- when '1' instead of o busy '1') internal signals in most FPGAs.
33
       port (
34
            -- NOTE: Do NOT name these as mere 'input' or 'output' because
35
           -- std.textio also defines those, and they can conflict.
36
           i inputs : in neural byector (0 to g NEURON WEIGHTS'length-1);
           o_output : out neural_bit; -- The "Action Potential"
37
38
           /* Sequential (pipeline) controllers */
39
           i_clk : in std_ulogic; -- Clock
                   : in std ulogic; -- Reset
40
           i rst
           i_fire : in std_ulogic; -- Start/fire up the neuron
41
42
           o done : out std ulogic -- Are we done processing the batch?
43
       );
44
45
       constant NUM INPUTS : positive := i inputs'length;
46 begin
47
48
        -- TODO: See if the 'instance name or path attributes are
49
        -- supported in Vivado synthesis; if so, use them here.
50
       assert g NEURON WEIGHTS'length mod g BATCH SIZE = 0
51
           report "Size of input data is not evenly divisble " &
52
                   "by the given batch size."
53
               severity failure;
54
55 end entity neuron;
56
57
58 -- TODO: While anything with registers and flip-flops can be called
59 -- a pipeline, it might still not be very appropriate to call this
60 -- a pipelined neuron, because the actual registers are used to
61 -- resolve routing delays and, essentially, function as multi-cycle
```

```
62 -- paths. (Revamp this to actually function like a pipeline.)
 63 architecture pipelined of neuron is
 64
        -- TODO: For UNJUSTIFIED reasons, you cannot declare a signal
 65
         -- within a process' decleratory section, and yet variables can
         -- be FUNCTIONALLY the same, in case of counters. While you
 66
 67
         -- could use 'block' clauses to wrap the process and have
 68
         -- "locally scoped" signals that way, it is still going to add
 69
         -- an extra indention nest, and it is not very ideal.
 70
         -- TODO: Decide if we want to move these otherwise-local signals
 71
         -- to become variables in their respective processes. (One dis-
 72
         -- advantage is that simulators might not show them in waveforms.)
 73
 74
         -- This is the pipeline's propagation delay counter. For example,
 75
         -- in a pipeline with 3 stages, the "external" input will take
 76
         -- 3 clock cycles to arrive "inside" the pipelined processor,
 77
         -- and said processor's output (back to the external source)
 78
         -- would also take 3 clock cycles to reach.
 79
               Hence, we need to wait (i.e., count each cycle) until the
 80
         -- data is fully loaded into the pipeline, in both directions.
 81
               This might need a re-design to be more clear; the reason
 82
         -- it starts at 1 is that the first batch in the pipeline will
 83
        -- have already gotten filled in the "pre-processing" stage.
 84
        signal pipe delay : natural range 0 to g PIPELINE STAGES-1 := 1;
 85
         -- Current iteration number (total number of
 86
        -- iterations = number of data / size of batches).
 87
 88
        -- Because the pipeline is always "ahead" of the processing
 89
         -- multiplier by the number of stages (in clock cycles),
 90
         -- two separate indices are used to keep track.
 91
        signal pipe iter idx : natural range 0 to NUM INPUTS := 0;
 92
        signal proc iter idx : natural range 0 to NUM INPUTS := 0;
 93
 94
        -- The Neuron's Finite-State Machine (FSM)
 95
        type neuron state t is (
 96
            idle, initializing, processing, finalizing, activating, done
 97
        );
 98
        signal neuron state : neuron state t := idle;
99
100
        -- This is the "localized" version of the input signal; given that
        -- our given input itself might reset or become cleared right after
101
102
         -- 'i fire' is set to high, we need to sample and locally store the
103
        -- input at that time for later use within the processing stages.
104
        signal inputs local : i inputs'subtype;
105
        -- These are the unregistered input and registered output signals.
106
        -- TODO: Somehow use 'subtype and 'element to derive these
107
         -- Input data (DSP input 1)
108
        signal inputs unreg
                               : neural_bvector (0 to g BATCH SIZE-1);
        signal inputs_reg
109
                                : neural_bvector (0 to g_BATCH_SIZE-1);
110
        -- Weights (DSP input 2)
        signal weights_unreg : neural_wvector (0 to g_BATCH_SIZE-1);
signal weights_reg : neural_wvector (0 to g_BATCH_SIZE-1);
111
112
113
         -- Internal DSP multiplier (product) pipeline
114
115
        -- NOTE: If you are using a very small (i.e., < 4) number of
116
        -- bits for either the integral or fractional part, you may
117
        -- consider using a slightly larger multiple of the word type
118
        -- (e.g., neural word or neural qword) here for the accumulator
119
        -- to accomodate for the many additions that occur within
120
        -- the inner for-loop and would otherwise overflow. After the
        -- activation function/clamping takes place, and the variable
121
122
        -- gets its range restricited within [0, 1), we can safely
123
        -- resize it back to a smaller bit width.
```

```
-- Also, this might result in the synthesizer using
124
125
         -- available DSP (dedicated multiplier) blocks on your
126
         -- FPGA, which would conserve other logic resources.
127
         signal products_unreg : neural_dvector (0 to g_BATCH_SIZE-1);
128
         signal products reg : neural dvector (0 to g BATCH SIZE-1);
129
         -- Multiplied-Accumulated weighted sum (DSP output)
        signal outputs_unreg : neural_dvector (0 to g_BATCH_SIZE-1);
signal outputs_reg : neural_dvector (0 to g_BATCH_SIZE-1);
130
131
132
         -- The activation function (not batched)
133
         signal activation unreg : neural bit;
134
         signal activation reg : neural bit;
135
136
        function activation function(
137
             x : neural dword
138
         ) return neural bit is
139
        begin
140
             -- TODO: Automatically select between activations, as needed.
141
             return work.activation.sigmoid(x);
142
         end function activation_function;
143
144
145
         -- Yet another VHDL annoyance:
146
                stackoverflow.com/questions/31044965/
147
                    procedure-call-in-loop-with-non-static-signal-name
148
         -- In short, procedures cannot take elements from array
149
         -- signals, such as test sig(i), even if the index is
         -- static. For that reason, we have to take indices
150
151
         -- rather than pre-indexed array elements.
152
153
        -- Multiplier-Accumulator ("MAC")
154
        procedure multiply accumulate(
155
             constant idx : in natural;
            signal mul_a
                               : in neural_wvector;
156
            signal mul b
157
                                : in neural byector;
            signal acc_in
            signal acc_in : in neural_dvector;
signal acc_out : out neural_dvector;
158
159
160
            signal prod unreg : out neural dvector;
            signal prod reg : in neural dvector
161
162
        ) is
163
            variable products : neural dword;
             variable summation : neural dword;
164
165
166
             -- NOTE: Unfortunately, procedures' 'out' parameters
             -- cannot be assigned to 'open', unlike actual entities/
167
168
             -- components; use dummies or placeholders as a workaround.
169
             variable dummy carry : std ulogic;
170
        begin
171
             products := resize(
172
                 mul a(idx)
173
                 * -- Multiply
                 resize( -- Resize, if needed
174
175
                    to sfixed(mul b(idx)),
                 mul a(idx)),
176
177
             acc in(idx));
178
179
             prod unreg(idx) <= products;</pre>
180
181
             add carry(
182
                        => acc in(idx),
                 L
183
                        => prod reg(idx),
184
                 c in => '0',
185
                 result => summation,
```

```
186
                 c out => dummy carry -- IGNORED!
187
             );
188
189
             acc out(idx) <= summation;</pre>
190
         end procedure multiply accumulate;
191
192
         -- These cause simulation/synthesis mismatch
193
194
        procedure register inputs is new core.pipeliner.registrar
195
             generic map (2, inputs'element);
196
197
         procedure register weights is new core.pipeliner.registrar
198
             generic map (2, g NEURON WEIGHTS'element);
199
200 begin
201
         -- NOTE: This form of pipelining would only fix timing issues
202
         -- related to physical routing, not resource/logic consumption.
203
204
         -- When g PIPELINE STAGES is 0, the reg output and unreg
205
         -- input get concurrently connected (with no delay).
206
         no pipeline : if g PIPELINE STAGES = 0 generate
207
             create pipeline : for i in 0 to g BATCH SIZE-1 generate
208
                 inputs reg(i)
                                 <= inputs unreg(i);</pre>
209
                 weights reg(i) <= weights unreg(i);</pre>
210
                 products reg(i) <= products unreg(i);</pre>
211
                 outputs reg(i) <= outputs unreg(i);</pre>
212
             end generate create pipeline;
213
214
             activation reg
                                 <= activation unreg;
215
216
        else generate
217
             create pipeline : for i in 0 to g BATCH SIZE-1 generate
218
                 register inputs : entity core.pipeliner single
                     generic map (g PIPELINE STAGES, neural bit)
219
220
                     port map (i clk, inputs unreg(i), inputs reg(i));
221
                 register weights : entity core.pipeliner single
222
                     generic map (g_PIPELINE_STAGES, neural word)
                     port map(i_clk, weights unreg(i), weights reg(i));
223
224
                 register products : entity core.pipeliner single
225
                     generic map (g PIPELINE STAGES, neural dword)
                     port map(i clk, products unreg(i), products reg(i));
226
227
                 register outputs : entity core.pipeliner single
228
                     generic map (g PIPELINE STAGES, neural dword)
                     port map(i clk, outputs unreg(i), outputs reg(i));
229
230
             end generate create pipeline;
231
232
             register activation : entity core.pipeliner single
233
                 generic map (g PIPELINE STAGES, neural bit)
234
                 port map(i clk, activation unreg, activation reg);
235
236
        end generate;
237
         -- NOTE: Combinational (i.e., un-clocked and stateless) logic,
238
239
         -- sensitive only to changes in inputs, will be much "faster" and
240
         -- perform everything in a SINGLE clock cycle. However, it will
241
         -- also use a much, much higher number of logic blocks in the FPGA,
242
         -- meaning that a single neuron with 64 inputs could potentially
243
         -- take up 10% of a small FPGA's (e.g., Artix-7) LUTs.
244
                A workaround is to convert the combination logic to a
         -- sequential (i.e., clocked and stateful) one, where weighted sums
245
246
         -- are calculated in small "batches" in each clock cycle; this
247
         -- does have the disadvantage of requiring MULTIPLE clock cycles
```

```
-- for the entire calculation to be done (e.g., for 64 inputs and
248
249
         -- a 100MHz clock, the combinational approach would take 10ns while
250
         -- the sequential one, with segments of 2, might take 320+20ns).
251
         -- Additionally, if you go with the combination approach while
252
         -- keeping track of the previous states, you can introduce latches.
253
        -- Lastly, if you go with the sequential approach, you also need to
254
        -- have additional communication mechanism with the external logic
255
        -- to let them know whenever this neuron is done processing its
256
        -- batch or whenever it should begin processing the given batch;
257
         -- otherwise, since your sequential process is already clocked and
258
         -- you can't use the 'input' signal's event in its sensitivity list
        -- you would have to maintain its previous states and compare them.
259
260
261
         -- TODO: Improve the pipelining to actually overlap and be
        -- continuously fed from the input data.
262
263
        neuron loop : process (i clk, i rst) is
264
             -- NOTE: Use 'variable' as opposed to a 'signal' because these
             -- for-loops are supposed to unroll inside a single tick of
265
266
            -- the Process, meaning that any subsequent assignments to
             -- a 'singal' accumulator would be DISCARDED; by using
267
268
            -- variables, we can resolve this issue.
269
270
             -- NOTE: Somehow, using an initial value here adds a huge
271
            -- ~3 ns setup timing slack; this should NOT be happening!
272
            variable weighted sum : neural dword; --:=
               --resize(g NEURON BIAS, neural dword'high, neural dword'low);
273
274
275
            -- Number of iterations (if batch processing is enabled)
            constant ITER HIGH : natural := NUM INPUTS - g BATCH SIZE;
276
277
278
            procedure perform reset is
279
            begin
280
                neuron state <= idle;</pre>
281
            end procedure perform reset;
282
        begin
283
284
             if not c RST SYNC and i rst = c RST POLE then perform reset;
285
            elsif rising edge(i clk) then
286
                 if c RST SYNC and i rst = c RST POLE then perform reset;
287
                 else
288
289
                     case neuron state is
290
                         when idle =>
291
                             neuron state <= idle;</pre>
292
293
                             -- Reset back to default values
294
                             proc iter idx <= 0;</pre>
295
                             pipe iter idx <= g BATCH SIZE; -- 0 in the loop</pre>
296
                             pipe delay <= 1; -- 1 delay's accounted here</pre>
297
                                           <= to ufixed(0, o_output);
298
                             o output
299
                             o done
                                           <= '0';
300
301
                             weighted sum := -- Start with the Bias
302
                                 resize(g NEURON BIAS, weighted sum);
303
304
                             inputs local <= (others =>
305
                                 to ufixed(0, inputs local'element'high,
306
                                     inputs local'element'low)
307
                                 );
308
                             -- Because we will be "adding" these before
309
                             -- they are truly filled with calculated
```

```
-- values, we initialize them to a known
310
                              -- (i.e., 0) value at first.
311
312
                              products unreg <= (others =>
313
                                  to sfixed(0, products unreg'element'high,
314
                                      products unreg'element'low)
315
316
                              outputs unreg <= (others =>
317
                                  to sfixed(0, outputs unreg'element'high,
                                     outputs unreg'element'low)
318
319
                                  );
                              /*
320
321
                              inputs unreg <= (others =>
322
                                  to ufixed(0, inputs unreg'element));
323
                              weights unreg <= (others =>
324
                                  to sfixed(0, weights unreg'element));
325
326
327
                              if i fire = '1' then
328
                                  -- Save the external inputs (which
                                  -- can change after i_fire).
329
330
                                  inputs local <= i inputs;</pre>
331
332
                                  for i in 0 to g BATCH SIZE-1 loop
333
                                       inputs unreg(i) <= i inputs(i);</pre>
334
                                      weights unreg(i) <= g NEURON WEIGHTS(i);</pre>
335
                                  end loop;
336
337
                                  -- NOTE: when pipeline stages == 1,
                                  -- skip initializing and do the processing.
338
                                  -- Switching cases counts as 1 delay itself
339
340
                                  if g PIPELINE STAGES = 1 then
341
                                      neuron state <= processing;</pre>
342
                                  else
                                     neuron state <= initializing;</pre>
343
344
                                  end if;
345
346
                              end if;
347
348
349
                          -- Here, we "wait" (for a number of clock cycles
350
                          -- equal to pipeline stages) so that the first data
351
                          -- arrives through the pipeline; otherwise, the
352
                          -- weighted sum would have uninitialized values.
353
                          when initializing =>
354
                              neuron state <= initializing;</pre>
355
                              -- Even though we are "waiting," we should still
356
357
                              -- continue to fill the upcoming pipeline stages
358
359
                              -- TODO: Account for the scenario where the
360
                              -- pipeline stages exceed the number of inputs
361
                              -- (stop filling the pipeline at that point.)
                              for i in 0 to g BATCH SIZE-1 loop
362
363
                                  inputs unreg(i) <=</pre>
364
                                      inputs_local(pipe_iter_idx+i);
365
                                  weights unreg(i) <=</pre>
366
                                       g NEURON WEIGHTS(pipe iter idx+i);
367
                              end loop;
                              pipe iter idx <= pipe iter idx + g BATCH SIZE;
368
369
370
                              if (pipe delay < g PIPELINE STAGES-1) then
371
                                  pipe delay <= pipe delay + 1;</pre>
```

Copyright (C) 2024 Fereydoun Memarzanjany

```
372
                              else
373
                                  pipe_delay <= 0; -- Reuse for 'finalizing'</pre>
374
                                  neuron state <= processing;</pre>
375
                              end if;
376
377
378
                         when processing =>
379
                              neuron state <= processing;</pre>
380
381
                              -- TODO: Have a generic switch to toggle
382
                              -- between computing the activation function
383
                              -- DURING the last batch iteration (1 clock
384
                              -- cycle less latency), or AFTER a clock cycle
385
                              -- passes, like now (better logic timing).
386
387
                              -- NOTE: The pipeline still needs to be filled
388
                              -- at g NUM STAGES ahead-of-time, but it will
389
                              -- also need to stop sooner; this is why we
390
                              -- keep track and stop it separately.
391
                              -- TODO: Account for when batch processing's off
392
                              pipeline unsaturated : if
393
                                  pipe iter idx < NUM INPUTS
394
                              then
395
                                  for i in 0 to g BATCH SIZE-1 loop
396
                                      -- Continue filling the pipeline, which
                                      -- will eventually reach the multiplier
397
398
                                      -- after a number of clock cycles (i.e.,
399
                                      -- pipeline stages).
400
                                      inputs unreg(i) <=</pre>
401
                                          inputs local(pipe iter idx+i);
402
                                      weights unreg(i) <=</pre>
403
                                          g_NEURON_WEIGHTS(pipe_iter_idx+i);
404
                                  end loop;
405
                                  pipe iter idx <=
406
                                      pipe iter idx + g BATCH SIZE;
407
                              end if pipeline_unsaturated;
408
409
410
                              -- NOTE: This loop is unrolled into actual
411
                              -- hardware; this is why we don't multiply
                              -- an entire matrix all in one pass (it
412
413
                              -- would be far too much in one clock cycle)
414
                              for i in 0 to g BATCH SIZE-1 loop
415
                                  -- This is a running accumulator; the
416
                                  -- result of the multiplication of each
417
                                  -- weight by its associated input is
                                  -- resized (IF NEEDED) to the size of
418
419
                                  -- the Accumulator and then added to it
420
                                  multiply accumulate(
421
                                      -- VHDL limitation workaround
422
                                      idx => i,
                                      -- Numbers to multiply
423
                                      mul_a => weights_reg,
mul_b => inputs_reg,
424
425
426
                                      -- Accumulator
                                      acc_in => outputs_reg,
427
                                      acc out => outputs unreg,
428
429
                                      -- Internal multiplier pipeline
430
                                      prod unreg => products unreg,
431
                                      prod reg => products reg
432
                                  );
433
                              end loop;
```

```
proc_iter_idx <= proc_iter_idx + g_BATCH_SIZE;</pre>
434
435
436
                              -- NOTE: Short-circuited to one at compile-time
437
                              sum calculated : if
                                  -- Not processing in batches (iterate once)
438
439
                                  (ITER HIGH = 0 and
440
                                     proc_iter_idx /= 0) or
441
                                  -- OR: Processing in batches
                                  (ITER HIGH /= 0 and
442
443
                                      proc iter idx >= ITER HIGH)
444
445
                                 neuron state <= finalizing;</pre>
446
                              end if sum calculated;
447
                          __ _____
448
449
                          -- Here, similar to initializing, we will wait for
450
                          -- the pipelined OUTPUT to "catch up" and finish.
                         when finalizing =>
451
452
                              neuron state <= finalizing;</pre>
453
                              -- TODO: Do we also pipeline this?
454
455
                              for i in 0 to g BATCH SIZE-1 loop
456
                                  weighted sum := resize(
                                      weighted sum
457
458
                                      + outputs reg(i)
459
                                      + products reg(i),
460
                                  weighted sum);
461
                              end loop;
462
463
                              if (pipe delay < g PIPELINE STAGES-1) then
                                  pipe delay <= pipe delay + 1;</pre>
464
465
                              else
466
                                  pipe delay <= 0;</pre>
                                  if g PIPELINE STAGES = 1 then
467
468
                                      neuron state <= done;</pre>
469
                                  else
470
                                     neuron state <= activating;</pre>
471
                                  end if;
472
                              end if;
473
474
475
                          -- Wait for activation on the weighted sum.
476
                          -- (It is done here to avoid logic/gate delay
                          -- that'd occur in the previous case's branch,
477
478
                          -- because it also has to be pipelined.)
479
                         when activating =>
                              -- Activate only once
480
481
                              if pipe delay = 0 then
482
                                  activation unreg <=
483
                                      activation_function(weighted_sum);
484
                              end if;
485
486
                              if (pipe delay < g PIPELINE STAGES-1) then
487
                                  pipe delay <= pipe delay + 1;</pre>
488
489
                                 neuron state <= done;</pre>
490
                              end if;
491
492
493
                         when done =>
494
                             o output <= activation reg;
495
```

```
Innervator
496
                   -- Signal that we're no longer busy,
497
                    -- for a single clock cycle
498
                    o done <= '1';
499
500
                    -- Back to idle state; await new data
501
                   neuron state <= idle;</pre>
502
                 __ _____
503
504
                 -- Hardening in case of "unknown" states
                 when others => -- 1-clock-long cleanup phase
505
                   perform_reset;
506
507
                 __ _____
508
              end case;
509
510
          end if;
       end if;
511
512
    end process neuron loop;
513
514
515
516 end architecture pipelined;
517
518
519 -- ------
520 -- END OF FILE: neuron.vhd
521 -- -----
```

```
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
 3 -- layer.vhd is a part of Innervator.
 5
 6
7 library ieee;
8
      use ieee.std logic 1164.all;
9
10 library work;
11
      context work.neural context;
12
13 library config;
      use config.constants.all;
14
15
16
17
   -- TODO: Generically 'type' these, at least in VHDL-2019.
18 entity layer is
19
       generic (
20
           g LAYER WEIGHTS : neural matrix;
21
           g LAYER BIASES : neural vector;
22
           /* Sequential (pipeline) controllers */
23
           -- Number of inputs to be processed at a time (default = all)
24
           g BATCH SIZE : positive := g LAYER WEIGHTS'element'length;
25
           -- Number of pipeline stages/cycle delays (defualt = none)
26
           g PIPELINE STAGES : natural := 0
27
       );
28
       port (
29
           i inputs : in neural byector
30
               (0 to g LAYER WEIGHTS'element'length-1);
31
           o outputs : out neural byector
32
               (0 to g LAYER WEIGHTS'length-1);
           /* Sequential (pipeline) controllers */
33
                   : in std_ulogic; -- Clock
34
           i clk
35
                    : in std ulogic; -- Reset
           i rst
36
           i fire : in std ulogic; -- Start/fire up all the neurons
           o done : out std ulogic -- Is the layer processing done?
37
38
       );
39
       -- NOTE: This assumes that the upper hierarchy (i.e., network)
40
41
       -- supplies the sanitized/actual slices of the layer's parameters.
42
       constant NUM INPUTS : positive := i inputs'length;
       -- NOTE: This one is also the number of "neurons" in this layer.
43
44
       constant NUM OUTPUTS : positive := o outputs'length;
45
   end entity layer;
46
47
48 architecture dense of layer is -- [Structural arch.]
49
       signal neurons done :
50
           std ulogic vector (0 to NUM OUTPUTS-1);
51 begin
52
53
       neural layer : for i in 0 to NUM OUTPUTS-1 generate
54
           neuron instance : entity work.neuron
55
               generic map (
56
                   g NEURON WEIGHTS => g LAYER WEIGHTS(i),
57
                   g NEURON BIAS => g LAYER BIASES(i),
                   g BATCH SIZE => g_BATCH_SIZE,
58
59
                   g PIPELINE STAGES => g PIPELINE STAGES
60
61
               port map (
```

```
62
                i_inputs => i_inputs,
63
                 o_output => o_outputs(i),
64
                 i clk => i clk,
                 i rst => i rst,
65
                 i fire => i fire,
66
67
                 o done => neurons done(i)
68
             );
69
      end generate neural layer;
70
      -- TODO: Decide if the Layer's busy signal should be based
71
72
      -- on ALL neurons' busy signals (or just one of them?)
      --o busy <= '0' when (neurons done = (others => '0')) else
73
74
      -- '1' when (neurons done = (others => '1'));
75
      o_done <= neurons_done(0);</pre>
76
77 end architecture dense;
78
79
80 -- ------
81 -- END OF FILE: layer.vhd
```

```
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
 3 -- synchronizer.vhd is a part of Innervator.
 4
 5
 6
7
  library ieee;
8
       use ieee.std logic 1164.all;
9
10 -- Metastability occurs in flip-flops when the input signal changes
11 -- too close to the clock edge, violating "setup and hold" times;
12 -- this leaves the flip-flop in an unresolved state where the
13 -- output can be unpredictable and could potentially cause errors
14 -- in connected logic. To mitigate this, "cascading" multiple
15 -- flip-flops at the input is a common solution; it provides
16 -- additional time for the metastable signal to settle into a
17 -- stable 0 or 1 before being utilized elsewhere in the circuit.
         This is called "synchronizing" or "de-glitching."
18 --
19 --
20 -- NOTE: A good portion of this synchronization also overlaps with
21 -- "pipelining," because both use a series of clocked flip-flops.
22 -- However, a good reason to separate them is to (hopefully) have
23 -- the synthesization tool lay out pipelines or synchronizers
24 -- close to their own respective groups. Also, the synchronizer
25 -- might be extended later on (maybe to support multiple clocks)
26 -- and separating them early-on would be beneficial, in that case.
27
28 -- TODO: Have a variadic variant for std (u)logic VECTORS.
29 entity synchronizer is
30
       generic (
31
           g_NUM_STAGES : positive := 2
32
       );
33
       port (
34
           i_clk : in std_ulogic;
35
           i signal : in std ulogic;
36
           o signal : out std ulogic
37
       );
38 end entity synchronizer;
39
40 architecture behavioral of synchronizer is
41
       -- Synthesis tools will often replace a series of flip-flops
42
       -- with better primitives, like shift-registers, that "achieve"
        -- the same delaying effect. However, we might sometimes WANT
43
44
       -- to use flip-flops specifically, so we can turn off that
45
        -- optimization by using vendor-specific attribute definitions.
46
47
       -- Also, note that avoiding the usage of explicit reset signals
48
       -- may also result in the same shift-register (SRL) conversion.
49
             ednasia.com/coding-consideration-for-pipeline-flip-flops
50
51
       /* Xilinx Vivado/XST */
52
       -- Disable the conversion of flip-flops to to shift-registers
53
       attribute shreg extract : string;
54
       -- Specifies that registers receive async. data.
55
       attribute async reg : boolean; -- Also implies DONT TOUCH.
56
57
       -- TODO: See if we should apply this to the input/output?
58
59
       attribute shreg extract of i signal : signal is "no";
60
       attribute async reg of i signal : signal is true;
       -- Output
61
```

```
attribute shreg extract of o signal : signal is "no";
 62
 63
        attribute async_reg of o_signal : signal is true;
 64 begin
 65
        -- NOTE: Concurrent assignments mean that there is no
 66
 67
        -- delay involved; both wires "connect" and act as one.
 68
 69
        -- "Delaying" by 1 stage means that we will not have
70
        -- to place any additional flip-flops in the middle.
71
        -- The reason is that the unregistered i signal
72
        -- would also have a propagation delay of 1 whenever
73
        -- something is assigned to it.
74
        single pipeline : if g NUM STAGES = 1 generate
75
            o_signal <= i_signal; -- CONCURRENT assignment</pre>
76
        -- Otherwise, implement actual delay with flip-flops.
77
        else generate
78
            -- NOTE: We subtract by 2 because the incoming (input)
79
            -- signal itself also counts; so, when we talk about "double
80
            -- registering" something, we know that there already WAS
81
            -- a flip-flop register (i.e., the 'in' signal) and
82
            -- we need to add just 1 more to it.
83
            constant STAGES HIGH : natural := g NUM STAGES - 2;
84
85
            -- NOTE: I initially wanted to place this vector as individual
86
            -- values inside the for-generate loop, but you cannot refer
87
            -- back to a previous iteration of for-generate to access (i-1);
88
            -- the solution was to declare it as a vector here. SEE:
 89
            -- https://groups.google.com/g/comp.lang.vhdl/c/rm97yoJwcWc
 90
            signal sync regs : std ulogic vector
 91
                (0 to STAGES HIGH) := (others => '0');
 92
93
            attribute shreg extract of sync regs : signal is "no";
94
            attribute async reg of sync regs : signal is true;
 95
        begin
 96
            cascade chain : for i in 0 to STAGES HIGH generate
97
                cascade register : process (i clk) begin
98
                    if rising edge(i clk) then
99
                        -- If it is the first instance, then we must use
100
                        -- the actual input signal; no previously cascaded
101
                        -- registers can exist before i=0.
102
                        sync regs(i) <=</pre>
103
                            i signal when i = 0 else sync regs(i-1);
104
                    end if;
105
                end process cascade register;
106
            end generate cascade_chain;
107
108
            o signal <= sync regs(STAGES HIGH); -- CONCURRENT assignment
109
        end generate;
110
111 end architecture behavioral;
112
113
114 -- -----
115 -- END OF FILE: synchronizer.vhd
116 -- -----
```

```
1
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
3 -- uart.vhd is a part of Innervator.
5
6
7 library ieee;
8
      use ieee.std logic 1164.all;
9
10 -- A hierarchical interface for a full- or half-Duplex asynchronous
11 -- receiver/transmitter in the 8-N-1 frame: eight (8) data bits,
12 -- no (N) parity bit, and one (1) stop bit, plus an implicit start
13
   -- bit; in this case, only 80% of the throughput is used for the data.
14 entity wart is
15
       -- In digital communications, "baud" (i.e., symbol rate) is equal
16
       -- to the bitrate (bit-rate). However, when the communications is
17
       -- modulated to analog, a baud can encode more than 1 bit.
18
       generic (
19
           -- TODO: Take data length as a generic.
20
           g CLK FREQ : positive := 100e6;
           g BAUD
21
                   : positive range positive'low to g CLK FREQ := 9 600
22
       );
23
       -- NOTE: 'Buffer' data flows out of the entity, but the entity can
24
       -- read the signal (allowing for internal feedback); however, the
25
       -- signal cannot be driven from outside the entity, unlike inputs.
26
       port (
27
           -- UART-Rx/Tx (Receive/Transmit) Shared Ports
           i_clk : in std_ulogic; -- Internal FPGA clock
28
29
                      : in std ulogic; -- Reset
           i rst
           -- UART-Rx (Receive) Ports
30
31
           i rx serial : in std_logic; -- External connection (wire)
           o_rx_done : out std_ulogic; -- "Done Reading" signal
32
33
           o rx byte : out std ulogic vector (7 downto 0); -- LSB first
34
           -- UART-Tx (Transmit) Ports
35
           i tx send : in std ulogic; -- "Start Sending" signal
36
           i tx byte : in std ulogic vector (7 downto 0); -- LSB first
           o_tx_active : out std_ulogic; -- Half-Duplex transmitters ONLY
37
38
           o_tx_done : out std_ulogic; -- "Done Transmitting" signal
           o tx serial : out std_logic -- External connection (wire)
39
40
      );
41
42
       -- NOTE: constants here are applied to ALL architectures
       constant TICKS PER BIT : positive :=
43
44
           positive(g_CLK_FREQ / g_BAUD) - 1;
45
       constant DATA HIGH : natural := o rx byte'high;
46 begin
47
   end entity uart;
48
49
50 library ieee;
51
     use ieee.std logic 1164.all;
52
       use ieee.numeric std.all;
53
54 -- UART's standalone sub-components (i.e., UART-RCVR and -XMTR)
55 package uart pkg is
56 component uart rcvr
57
           generic (
               q CLK FREQ : positive;
58
               g BAUD
59
                       : positive
60
           );
61
           port (
```

```
i clk : in std_ulogic;
62
63
                         : in std_ulogic;
               i_rst
64
65
               i serial : in std logic;
               o_done : out std_ulogic;
66
67
               o byte
                         : out std ulogic vector (7 downto 0)
68
           );
69
    end component uart rcvr;
70
71
    component uart xmtr
72
           generic (
73
               g CLK FREQ : positive;
74
               g BAUD : positive
75
           );
76
           port (
                       : in std_ulogic;
: in std_ulogic;
77
               i clk
78
               i_rst
79
               i_send : in std_ulogic;
i_byte : in std_ulogic_vector (7 downto 0);
80
81
82
               o active : out std ulogic;
83
               o done : out std ulogic;
               o serial : out std logic
84
85
           );
86 end component uart xmtr;
87 end package uart pkg;
88
89
90 -- -----
91 -- END OF FILE: uart.vhd
```

```
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
 3 -- uart xcvr.vhd is a part of Innervator.
 4
 5
 6
7
   library ieee;
 8
     use ieee.std logic 1164.all;
 9
10
  library work;
11
     use work.uart pkg.all;
12
13 library config;
    use config.constants.all;
14
15
16 -- A half- or full-duplex async. receiver/transmitter (in 8-N-1 frame)
17 architecture transceiver of uart is -- [Structural arch.]
18 begin
19
20
       receiver component : component work.uart pkg.uart rcvr
21
           generic map (
22
               g_CLK_FREQ => g_CLK_FREQ,
23
               g BAUD => g BAUD
24
25
           port map (
26
               i clk
                          => i clk,
27
               i rst
                          => i rst,
28
29
               i_serial => i_rx_serial,
30
               o done => o rx done,
31
               o byte => o_rx_byte
32
           );
33
34
       transmitter component : component work.uart pkg.uart xmtr
35
           generic map (
36
               g CLK FREQ => g CLK FREQ,
                       => g_BAUD
37
               g BAUD
38
39
           port map (
40
               i clk
                          => i clk,
41
               i_rst
                          => i rst,
42
               i_send => i_tx_send,
i_byte => i_tx_byte,
43
44
               o active => o_tx_active,
45
               o_done => o_tx_done,
46
47
               o_serial => o_tx_serial
48
           );
49
50
       -- [Place for other concurrent statements]
51
52 end architecture transceiver;
53
54
55 library work;
56
     use work.all;
57
58 -- NOTE: 'configuration' in VHDL is a barely documented and arcane
59 -- keyword, and the excessive repetation of component/entity ports
60 -- might also be defeating its purpose.
61 -- From what I have gathered, components are "idealized"
```

```
62 -- placeholders for future "realized" entities. In an electronics
 63 -- sense, they are chip sockets for upcoming chips; most of the time
 64 -- they are not useful and merely add an unneeded layer of abstraction.
 65 -- However, they could sometimes be useful for giving a hierarchical
 66 -- organization to "sub-entities."
 67 --
           Additionally, components should be declared in an architecture's
 68 -- header and correspond exactly (name- & port-wise) to their entities.
 69 -- They will also require separate instantations in said architecture's
70 -- body (i.e., structural VHDL), often resulting in lots of duplicated
71 -- port assignments.
72 -- It is also possible to use configurations to "bind" a specific
73 -- instance (or even 'all' instances) of a component to a specific
74 -- entity-architecture pair or other sub-configurations. Afterward,
75 -- you may even instatiate the configuration itself as you would do
76 -- so with an entity or component.
77 --
78 -- NOTE: Here, it is important to note that 'for' does NOT refer to
79 -- a for-loop and means a literal 'for' (i.e., FOR X, use Y).
80 --
81 -- NOTE: You cannot leave ports of type 'input' as 'open' but you can
82 -- assign 'U', 'X', 'Z', or '-' to them to achieve the same effect;
83 -- among these, '-' makes the most sense, semantically, but 'Z' seems
84 -- to be the one replicating the 'open' effect in schematics.
85 configuration uart xcvr of uart is -- [config. name] of entity
86
        for transceiver -- (i.e., the encapsulating architecture)
87
88
            for all : work.uart pkg.uart rcvr -- (i.e., component instance)
 89
                use entity work.uart (receiver)
 90
                    generic map (
 91
                        g CLK FREQ => g CLK FREQ,
 92
                        g BAUD
                                 => g BAUD
 93
 94
                    port map (
 95
                        i clk
                                   => i clk,
 96
                        i rst
                                   => i rst,
97
98
                        i rx serial => i serial,
99
                        o rx done => o done,
100
                        o rx byte => o byte,
101
                        i tx send => 'Z',
102
103
                        i tx byte => (others => 'Z'),
104
                        o tx active => open,
105
                        o tx done => open,
106
                        o tx serial => open
107
                    );
108
            end for;
109
110
            for all : work.uart pkg.uart xmtr -- (i.e., component instance)
111
                use entity work.uart (transmitter)
112
                    generic map (
113
                        g CLK FREQ => g CLK FREQ,
                                 => g BAUD
114
                        g BAUD
115
                    port map (
116
                                   => i clk,
117
                        i clk
118
                        i rst
                                   => i rst,
119
120
                        i rx serial => 'Z',
121
                        o rx done => open,
122
                        o rx byte => open,
123
```

```
i_tx_send => i_send,
i_tx_byte => i_byte,
124
125
126
                 o_tx_active => o_active,
127
                 o_tx_done => o_done,
128
                 o_tx_serial => o_serial
129
              );
130
         end for;
131
132
      end for;
133 end configuration uart xcvr;
134
135
136 -- ------
137 -- END OF FILE: uart_xcvr.vhd
138 -- ------
```

```
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
 3 -- network.vhd is a part of Innervator.
 4
 5
 6
 7 library ieee;
 8
       use ieee.std logic 1164.all;
 9
10
   library work;
11
       context work.neural context;
12
13 library config;
       use config.constants.all;
14
15
16 entity network is
17
       generic (
18
           g_NETWORK_PARAMS : network_layers;
19
           g BATCH SIZE
                          : positive;
20
           g PIPELINE STAGES : natural
21
       );
22
       port (
23
           i inputs : in neural byector
24
               (0 to g NETWORK PARAMS(g NETWORK PARAMS'low).dims.cols-1);
25
           o outputs : out neural byector
26
               (0 to g NETWORK PARAMS(g NETWORK PARAMS'high).dims.rows-1);
27
           /* Sequential (pipeline) controllers */
28
           i clk : in std ulogic; -- Clock
29
                    : in std ulogic; -- Reset
           i rst
30
           i fire : in std ulogic; -- Start/fire up all the layesr
31
           o_done : out std_ulogic -- Is the network done processing?
32
       );
33
34
       constant NUM LAYERS : positive := g NETWORK PARAMS'length;
35
       -- Number of neurons in the first (i.e., input) layer.
36
       constant NUM INPUTS : positive := i inputs'length;
37
        -- Number of neurons in the last (i.e., output) layer.
38
       constant NUM OUTPUTS : positive := o outputs'length;
39 end entity network;
40
41
42 architecture neural of network is
43
44
        -- Helper functions to "deflate" (or sanitize) max-sized arrays
45
        -- introduced due to the workaround around VHDL's lack of
        -- variable-sized elements in arrays. You can find more details
46
47
        -- on the specifics of this workaround (and how to reverse it)
48
       -- in the file parser. vhd file.
49
       function deflate( -- Arrays
50
           inflated data : neural vector;
51
           size key : natural
52
       ) return neural vector is
53
           constant deflated array : neural vector (0 to size key-1) :=
54
               inflated data (0 to size key-1);
55
       begin
56
           return deflated array;
57
       end function deflate;
58
59
       function deflate( -- Matrices (i.e., Nested Arrays of Arrays)
60
           inflated data : neural matrix;
                     : dimension
61
           size key
```

```
62
        ) return neural matrix is
 63
            variable deflated_matrix : neural_matrix
 64
                 (0 to size key.rows-1) (0 to size key.cols-1);
 65
        begin
            deflate rows : for i in deflated matrix'range loop
 66
 67
                 deflated matrix(i) := -- Deflate individual sub-arrays.
 68
                     deflate(inflated_data(i), size_key.cols);
 69
            end loop deflate rows;
 70
 71
            return deflated matrix;
 72
        end function deflate;
 73
 74
         -- Unfortunately, VHDL has a language-level limitation where it
 75
         -- does not allow you to refer back to a previous instance of a
 76
         -- for-generate's local signals, even though you could manually
 77
         -- "unroll" it into a single 'block' clause, containing mangled
 78
         -- names of signals that cannot collision. A solution is to
 79
         -- employ the same max-dimension workaround from file parser.vhd.
 80
         -- Fortunately, the max-dimension has already been calculated by
 81
         -- the file parser, earlier; we get to re-use it here.
 82
              Unused/dummy elements would get discarded and optimized
 83
         -- by the synthesizer, but this can still be very redundant
 84
         -- and clunky, especially for nested arrays and very large ones.
 85
        signal layers done : std ulogic vector (0 to NUM LAYERS-1);
         -- This is a NESTED array of 'neural byector' (an array type).
 86
 87
 88
         -- NOTE: We cannot use the 'element attribute here; because
 89
         -- each element of the parameter array is a record on its own,
 90
         -- toolchains will break apart on such complicated expressions.
 91
        signal layers outputs : neural bmatrix (0 to NUM LAYERS-1)
 92
             (0 to g NETWORK PARAMS(0).weights'length-1);
 93
 94
        -- The entire network is done whenever the last layer of it is.
 95
        signal network done : std ulogic;
 96
         -- The output of the entire network is its layer layer's output.
 97
         -- This could be arg-max'ed or used as-is, as needed.
 98
        signal network outputs : neural byector (0 to NUM OUTPUTS-1);
 99 begin
100
101
         -- NOTE: This is a "feed-forward" neural network, meaning that
102
         -- each layer's output is connected to the proceeding layer's
103
         -- input, in a chain-like formation.
104
        neural network : for i in 0 to NUM LAYERS-1 generate
105
             -- NOTE: These are intermediary signals to get around a VHDL
106
            -- limitation where you cannot have "conditionally mapped"
107
            -- port or generic maps (even in static for-generate clauses);
             -- we first assign the condition to a signal and then the port
108
109
                   Because these are considered "concurrent" signal
110
            -- connections, there's no assignment or clock cycle delay.
111
                   Also, in < VHDL-2019, you cannot define these as
112
            -- constants, because you cannot use when...else in them.
113
            -- TODO: See if we can somehow get the UNCONSTRAINED subtype
            -- of 'inputs' here, rather than hard-coding it.
114
115
            signal inputs im : neural bvector
116
                 (0 to g NETWORK PARAMS(i).dims.cols-1);
            signal i fire im : i fire'subtype;
117
118
119
            -- NOTE: in VHDL, you cannot constrain port assignments
            -- directly, because these would count as "locally non-static
120
121
            -- ranges," even though they are constants at compile-time;
122
            -- we have to constrain each generated instance's input here.
123
            constant sanitized weights : neural matrix :=
```

```
124
                 deflate(
125
                     g_NETWORK_PARAMS(i).weights,
126
                     g NETWORK PARAMS (i) . dims
127
128
             constant sanitized biases : neural vector :=
129
                 deflate(
130
                     g NETWORK PARAMS(i).biases,
131
                     g NETWORK PARAMS (i) . dims.rows
132
133
        begin
             -- NOTE: Somehow, using when...else instead of if..generate
134
             -- seems to result in indices such as -1; it seems that the
135
136
             -- condition after the 'else' part is "evaluated" even if
137
             -- it is not supposed to be [i.e., when i=0, it tries to do
138
             -- i-1 and index the array as (-1)].
139
             input layer condition : if i = 0 generate
                 inputs_im <= i_inputs;</pre>
140
141
                 i fire im <= i fire;</pre>
142
             else generate
                 inputs_im <= layers outputs(i-1)</pre>
143
144
                     (0 to g NETWORK PARAMS(i).dims.cols-1);
                 i fire im <= layers done(i-1);</pre>
145
146
             end generate input layer condition;
147
148
             neural layer : entity work.layer (dense)
149
                 generic map (
150
                     -- NOTE: These arrays are "sliced" due to a workaround,
151
                     -- which was used to bypass the lack of variable-sized
152
                     -- arrays in VHDL; said workaround (explained in the
153
                     -- file parser.vhd file) would declare an array to be
154
                     -- the "maximum" possible size (the biggest out of all
155
                     -- its elements) and keep track of their "true" sizes
156
                     -- in a separate field called .dims. Here, we have
                     -- simply sliced the "inflated" array, discarding the
157
158
                     -- unused/dummy elements based on the true sizes.
159
                     g LAYER WEIGHTS => sanitized weights,
160
                     g LAYER BIASES
                                       => sanitized biases,
161
                     g BATCH SIZE
                                       => q BATCH SIZE,
162
                     g PIPELINE STAGES => g PIPELINE STAGES
163
164
                 port map (
165
                     i inputs => inputs im,
                     o outputs => layers outputs(i)
166
167
                         (0 to g NETWORK PARAMS(i).dims.rows-1),
168
                     i_clk => i_clk, -- Clock
169
                     i rst
                             => i rst, -- Reset
                     -- The first layer (i.e., the "input layer") will
170
171
                     -- activate whenever the network is told to.
172
                     -- Each subsequent layer will "fire" (i.e., activate)
173
                     -- whenever its previous layer is "done" processing.
174
                     i fire => i fire im,
175
                     o done
                              => layers done(i) -- Is it done processing?
176
                 );
177
178
         end generate neural network;
179
180
         network done
                      <= layers done(layers done'high);</pre>
181
         network outputs <= layers outputs(layers outputs'high)</pre>
182
             (0 to NUM OUTPUTS-1);
183
184
         -- The Network's 'done' signal is different than the that of the
         -- neurons in the sense that it "stays" done; that is to let us
185
```

```
-- know that it has finished its processing and remains IDLE,
186
187
        -- ready to accept another set of data. Neurons' done signals
188
        -- lasted for a single clock cycle and then switched back to 0;
        -- because each layer's done signal was connected to the following
189
190
         -- layers' 'fire' signal, continuing to keep said layer's done
191
        -- at 1 would result in proceeding layers never ending firing.
192
193
        toggle out : process (i clk, i rst) is
194
            procedure perform reset is
195
            begin
196
                o done <= '1';
197
                o outputs <= (others => (others => '0'));
198
            end procedure perform reset;
199
        begin
200
201
            if not c RST SYNC and i rst = c RST POLE then perform reset;
            elsif rising edge(i clk) then
202
203
                if c RST SYNC and i rst = c RST POLE then perform reset;
204
                else
205
206
                    if network done = '1' then
207
                        o done <= '1';
208
                        o outputs <= network outputs;</pre>
209
                     -- "elsif" so 'network done' lasts at least one cycle.
                    elsif i_fire = '1' then
210
211
                        o done <= '0';
212
                         o outputs <= (others => '0'));
213
                    end if;
214
215
                end if;
216
            end if;
217
        end process toggle out;
218
219
220
        toggle out : process (all) is
221
        begin
222
223
            if network done = '1' then
224
                o done <= '1';
225
                outputs <= network outputs;</pre>
            -- "elsif" so 'network done' lasts at least one cycle.
226
227
            elsif i fire = '1' then
228
                o done <= '0';
229
                outputs <= (others => (others => '0'));
230
            end if;
231
232
        end process toggle out;
233
        */
234 end architecture neural;
235
236
237 -- -----
238 -- END OF FILE: network.vhd
239
```

```
1 -- ------
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
3 -- math.vhd is a part of Innervator.
6 library ieee;
7
     use ieee.std logic 1164.all;
8
9 library neural;
10
      context neural.neural context;
11
12
13 -- TODO: Implement more activation functions (e.g., ReLU, etc.)
14 package math is
15
16
       -- Returns the index of the highest number in an unsigned array.
17
      -- TODO: What if two numbers are equal?
18
      -- TODO: Maybe provide a pipelined/multi-cycle variant.
19
      function arg max(
20
          values : neural byector
21
      ) return natural;
22
23 end package math;
24
25
26 package body math is
27
28
       function arg max(
29
          values : neural byector
30
      ) return natural is
31
          variable max_index : natural;
32
          variable current max : neural bvector'element;
33
      begin
34
35
          current max := (others => '0');
36
37
          for i in values 'range loop
              if values(i) > current max then
38
39
                 max index := i;
40
                  current max := values(i);
              end if;
41
42
          end loop;
43
44
          return max_index;
45
       end function arg max;
46
47 end package body math;
48
49 -- ------
50 -- END OF FILE: math.vhd
```

```
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
 3 -- uart rcvr.vhd is a part of Innervator.
 4
 5
 6
7 library ieee;
8
       use ieee.std logic 1164.all;
9
10 library config;
11
       use config.constants.all;
12
13
   -- A simplex async. receiver (in 8-N-1 frame)
14 architecture receiver of uart is -- [RTL arch.]
15
        -- Receiver's Finite-State Machine (FSM)
       type uart rx_state_t is (
16
17
           idle, started, reading, done
18
19
       signal uart rx state : uart rx state t := idle;
20
21
        -- Synchronized signal (from a metastable input signal).
22
       signal synced serial : std ulogic;
23
24
        signal tick cnt : natural range 0 to TICKS PER BIT := 0;
25
        signal bit index : natural range 0 to DATA HIGH := 0;
26 begin
27
28
        -- NOTE: The input signal is assumed to have been synchronized/
29
        -- deglitched beforehand, at the top module.
        synced serial <= i rx serial; -- CONCURRENT assignment</pre>
30
31
32
        -- NOTE: As a little history, the reason why the 'start bit' is
33
        -- checked to be 'active low' as opposed to 'active high' is
34
35
        -- because physical cable connections could run far and were also
36
        -- suspectible to damage along the path; by constantly driving an
37
        -- 'active high' singal you could know for sure that (long) pauses
38
        -- meant a disruption in the line, unlike what would otherwise be
39
        -- interpreted as intentional "silence" in an 'active low' setup.
40
        receive : process (i clk, i rst) is
41
           procedure perform reset is
42
           begin
43
               uart rx state <= idle;</pre>
44
           end procedure perform_reset;
45
       begin
46
47
           if not c RST SYNC and i rst = c RST POLE then perform reset;
48
            elsif rising edge(i clk) then
49
                if c RST SYNC and i rst = c RST POLE then perform reset;
50
                else
51
                    -- NOTE: There is no need for an 'others' default case,
52
                    -- because we are dealing with enumerated types and not
53
                    -- std logics; all enumerated cases are accounted for.
54
                    -- SEE: sigasi.com/tech/
55
                    -- vhdl-case-statements-can-do-without-others
56
                    -- Despite this, the 'others' case can still be used to
57
                    -- harden the state machine (against radiation, maybe)
58
                    -- and make it safer by recovering from unknown values.
59
60
                    -- NOTE: Always assign a value to signals in a state
                    -- machine; otherwise, latches (hard to synth, slow, &
61
```

```
-- prone to metastability) may be inferred. Also, since
 62
 63
                     -- we cannot really use default values to solve that
 64
                     -- issue here, we instead re-assign the same state in
 65
                     -- branches that do not result in a change of state.
 66
                     case uart rx state is
 67
                          -- Due to UART being asynchronous, a "start bit" is
 68
                          -- utilized by the external transmitter to signal
 69
                          -- that the actual data bits are forthcoming; the
 70
                          -- start bit is simply a falling edge (from idle
 71
                          -- high to a low pulse) immediately followed by
 72
                          -- user data bits.
 73
                         when idle =>
 74
                             uart rx state <= idle;</pre>
 75
 76
                              -- Reset back to default values
 77
                              o rx done <= '0';
 78
                              o rx byte <= (others => '0');
 79
                             bit index <= 0;
 80
                              tick cnt <= 0;
 81
 82
                              if synced serial = '0' then
 83
                                 uart rx state <= started;</pre>
 84
                              end if;
 85
 86
 87
                          -- It is important to note that, even after the
 88
                          -- start bit it detected, we still re-check the
                          -- start bit at its middle (one-half 'bit time')
 89
                          -- as to make sure it was really valid. If not,
 90
 91
                          -- it is considered a spurious pulse (noise)
 92
                          -- and is ignored.
 93
                          -- Also, by waiting for the mid-point and
 94
                          -- only then moving to the next state, we'd
 95
                          -- also be shifting future data reads (sampling)
 96
                          -- to their respective mid-points.
 97
                         when started =>
 98
                             uart rx state <= started;</pre>
 99
100
                              if (tick cnt < TICKS PER BIT / 2) then
101
                                  tick cnt <= tick cnt + 1; -- Not middle
                              else -- Reached the middle
102
103
                                  if (synced serial = '0') then -- Real start
                                      tick cnt <= 0; -- Found mid; reset cnt
104
                                      uart rx state <= reading; -- Begin read</pre>
105
106
                                  else -- Spurious pulse; ignore
107
                                      uart rx state <= idle;</pre>
108
                                  end if;
109
                              end if;
110
111
112
                         when reading =>
113
                              uart rx state <= reading;</pre>
114
115
                              if (tick cnt < TICKS PER BIT) then
116
                                  tick cnt <= tick cnt + 1;
117
                              else
118
                                  tick cnt <= 0;
119
                                  -- NOTE: Data is sent with Least-Sig. Byte
120
                                  -- first; holding type should be 'downto'
121
                                  o rx byte(bit index) <= synced serial;
122
                                  -- Check if more bits remain to be received
123
```

```
Innervator
                                 if (bit index < DATA HIGH) then
124
                                     bit index <= bit index + 1;</pre>
125
126
                                 else
                                     bit index <= 0;
127
128
                                     uart rx state <= done;</pre>
129
130
                             end if;
131
132
133
                         -- Once the data bits finish, a "stop bit" will
134
                         -- indicate so; the stop bit is normally a
135
                         -- transition back to the idle state or remaining
136
                         -- at the high state for an extra bit time.
137
                         -- A second (optional) stop bit can be configured,
138
                         -- usually to give the receiver time to get ready
139
                         -- for the next frame, but that is uncommon.
140
                         -- Considering how we already know the frame's
141
                         -- size beforehand, it might seem unnecessary to
142
                         -- even have a stop bit. However, the UART
143
                         -- does not depend on the start bit itself, for
144
                         -- synchronization, but the falling edge between
145
                         -- the previous stop bit AND the start bit.
146
                         -- There might not be such an edge without both
147
                         -- the start and stop bits.
148
                         when done =>
149
                             uart rx state <= done;</pre>
150
151
                             if (tick cnt < TICKS PER BIT) then
152
                                 tick cnt <= tick cnt + 1;
153
                             else
154
                                 -- TODO: Error-check the stop bit as an
155
                                 -- extra protection against de-syncing.
156
                                 --if (synced serial /= '1') then
157
                                 -- perform reset;
                                 --end if;
158
159
160
                                 o rx done <= '1';
                                 tick cnt <= 0;
161
```

uart rx state <= idle;</pre>

-- Hardening in case of "unknown" states

when others => -- 1-clock-long cleanup phase

end if;

end if;

end if;

perform reset;

162

163

164 165

166

167 168

169 170

171 172

173

174 175

177 178

```
2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
3 -- uart xmtr.vhd is a part of Innervator.
5
6
7 library ieee;
8 use ieee.std logic 1164.all;
9
10 library config;
use config.constants.all;
12
13 -- TODO (when needed)
14 -- A simplex async. transmitter (in 8-N-1 frame)
15 architecture transmitter of uart is -- [RTL arch.]
16 -- Placeholder
17 begin
18 -- Placeholder
19 end architecture transmitter;
20
21
23 -- END OF FILE: uart xmtr.vhd
```



```
1
 2 -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
 3 --
 4
   -- Innervator: Hardware Acceleration for Neural Networks
 5
   ___
  -- Copyright (C) 2024 Fereydoun Memarzanjany
 6
 7
 8
  -- This hardware-descriptive model is free hardware design dual-
 9 -- licensed under the GNU LGPL or CERN OHL v2 Weakly Reciprocal: you
   -- can redistribute it and/or modify it under the terms of the...
10
         * GNU Lesser General Public License as published by
11 --
           the Free Software Foundation, either version 3 of the License,
12 --
13 --
            or (at your option) any later version; OR
          * CERN Open Hardware Licence Version 2 - Weakly Reciprocal.
14 --
15 --
16
   -- This is distributed in the hope that it will be useful,
17 -- but WITHOUT ANY WARRANTY; without even the implied warranty of
18 -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19
   -- GNU Lesser General Public License for more details.
20 --
21 -- You should have received a copy of the GNU Lesser General
   -- Public License and the CERN Open Hardware Licence Version
23 -- 2 - Weakly Reciprocal along with this. If not, see...
24 --
         * <https://spdx.org/licenses/LGPL-3.0-or-later.html>; and
         * <https://spdx.org/licenses/CERN-OHL-W-2.0.html>.
25 --
26
27
28
29
30 -- NOTE: All of the source files herein conform to the RFC 678
31 -- plaintext document standard, as well as the Ada 95 Quality and
32 -- Style Guide 2.1.9 (Source Code Line Length); it is good readability
33 -- practice to limit a line of code's columns to 72 characters (which
34
   -- include only the printable characters, not line endings or cursors).
35 --
         I specifically chose 72 (and not some other limit like 80/132)
36 -- to ensure maximal compatibility with older technology, terminals,
37 -- paper hardcopies, and e-mails. While some other quidelines permit
38 -- more than just 72 characters, it is still important to note that
39 -- American teletypewriters could sometimes write upto only 72, and
40 -- older code (e.g., FORTRAN, Ada, COBOL, Assembler, etc.) used to
41 -- be hand-written on a "code form" in corporations like IBM; said
42 -- code form typically reserved the first 72 columns for statements,
43 -- 8 for serial numbers, and the remainder for comments, which was
44 -- finally turned into a physical punch card with 80 columns.
45 -- Even in modern times, the 72 limit can still be beneficial:
46 -- you can easily quote a 72-character line over e-mail without
47 -- requiring word-wrapping or horizontal scrolling.
         As a sidenote, the reason that some guidelines, like PEP 8
48 --
49 -- (Style Guide for Python Code), recommended 79 characters (i.e.,
50 -- not 80) was that the 80th character in a 80x24 terminal might
  -- have been a bit hard to read.
51
52
53 -- Thanks to yet another arcane bug within Vivado 2024, in which it
54 -- completely breaks apart when you try to access attributes of this
55 -- constant within the same declaratory region (even though it is
56 -- perfectly valid VHDL and ModelSim also has no problems with it),
57
   -- we have no choice but to declare it in a "separate" area:
58
   library work;
59
       use work.constants.all;
60
  library neural;
       context neural.neural context;
```

```
62 use neural.file parser.all;
 63 package attribute bugfix is
        constant debug NETWORK OBJECT : network layers :=
            parse network from dir(c DAT PATH);
 65
 66 end package attribute bugfix;
 67
 68
 69 library ieee;
 70
        use ieee.std logic 1164.all;
 71
        use ieee.numeric std.all;
 72
 73 library work;
 74
        use work.constants.all;
 75
 76 library core;
 77
 78 library neural;
 79
        context neural.neural context;
 80
               neural.file_parser.all;
 81
 82
 83 entity neural processor is
 84
        port (
 85
            i clk : in std ulogic;
 86
            i rst : in std ulogic;
 87
            i uart : in std logic;
 88
           o uart : out std logic;
 89
            o led : out std logic vector (3 downto 0)
 90
        );
 91 begin
 92 end entity neural processor;
 93
 94 architecture structural of neural_processor is
        alias NETWORK OBJECT is work.attribute bugfix.debug NETWORK OBJECT;
 95
 96
 97
        -- Number of layers in network (excluding the input data themself)
 98
        constant NUM LAYERS : positive :=
99
            NETWORK OBJECT'length;
100
        -- Number of neurons in the first (i.e., input) layer
101
        constant NUM INPUTS : positive :=
102
            NETWORK OBJECT (NETWORK OBJECT'low) .dims.cols;
103
        -- Number of neurons in the last (i.e., output) layer
104
        constant NUM_OUTPUTS : positive :=
105
            NETWORK OBJECT (NETWORK OBJECT 'high) .dims.rows;
106
107
108
        -- Synchronized/deglitched ports
109
        signal i rst synced : std ulogic;
110
        signal i_uart_synced : std_ulogic;
111
        -- In case the reset button requires inverting
112
        signal i rst corrected : std ulogic;
113
        -- Synchronized buttons
114
        signal i rst debounced : std ulogic;
115
116
117
        /* UART signals */
118
        signal byte read done : std ulogic := '0';
119
        signal byte read value : std logic vector (7 downto 0) :=
             (others => '0');
120
121
122
        -- The input array that will be received via UART from a computer.
123
                                   : neural byector (0 to NUM INPUTS-1) :=
        signal input data
```

```
(others => (others => '0'));
124
125
        signal input_data_count : natural range 0 to NUM_INPUTS := 0;
126
        signal input data received : std ulogic := '0';
127
         -- UART Transmitter signals
128
129
        signal result ready : std ulogic;
130
        signal result byte : std logic vector (7 downto 0);
131
132
        signal network done : std ulogic := '0';
133
        signal network outputs : neural byector (0 to NUM OUTPUTS-1);
         -- TODO: Have an actual function to binary-encode decimals.
134
135
        signal network prediction : unsigned (3 downto 0); -- Arg-Max'ed
136 begin
137
        -- TODO: Print network metadata here (though Vivado has assert bugs)
138
         --assert false
139
         -- report natural'image (NETWORK OBJECT'element.weights'length)
140
                  severity failure;
141
142
143
            Port Setup
144
145
146
         -- Synchronize/deglitch the incoming data, allowing it to be used
147
         -- in our own clock domain, avoiding metastabiliy problems.
148
        synchronize input ports : block
149
        begin
150
             sync reset : entity core.synchronizer
151
                 generic map (g NUM STAGES => c SYNC NUM)
152
                 port map (
153
                     i clk => i clk,
154
                     i signal => i rst,
155
                     o signal => i rst synced
156
                 );
            sync uart in : entity core.synchronizer
157
158
                 generic map (g NUM STAGES => c SYNC NUM)
159
                 port map (
160
                     i clk
                            => i clk,
                     i signal => i uart,
161
162
                     o signal => i uart synced
163
                 ) ;
164
        end block synchronize input ports;
165
        -- Invert the reset button; even if the FPGA board has a negative
166
167
         -- reset, the FPGA might work "better" with positive resets,
         -- internally. (more info in config.vhd)
168
169
         -- TODO: Investigate if the reset will have skew, in this case
         invert reset : if c RST INVT generate
170
171
             i rst corrected <= not i rst synced;</pre>
172
        else generate -- Else, don't invert
173
             i rst corrected <= i rst synced;</pre>
174
        end generate invert reset;
175
         -- Remove the bouncing "noise" from input buttons
176
177
        debounce buttons : block
178
        begin
179
             debounce reset : entity core.debouncer
180
                 generic map (g TIMEOUT MS => c DBNC LIM)
181
                 port map (
182
                     i clk
                             => i clk,
183
                     i button => i rst corrected,
184
                     o button => i rst debounced
185
                 );
```

```
186
         end block debounce buttons;
187
188
189
190
191
             Part Instantiations
192
193
194
         uart transceiver : configuration core.uart xcvr
195
             generic map (
                 g CLK FREQ => c CLK FREQ,
196
197
                 g BAUD => c BIT RATE
198
199
            port map (
200
                 i clk
                             => i clk,
                 i rst => i rst debounced,
201
202
                 -- The Receiver Component
203
                 i rx serial => i uart synced,
204
                 o rx done => byte_read_done,
                 o_rx_byte => byte_read_value,
205
206
                 -- TODO: Implement the UART Transmitter, too.
207
                 i tx send => 'Z',
                 i tx byte => (others => 'Z'),
208
209
                 o tx active => open, -- Unused
210
                 o tx done => open, -- Unused
211
                 o tx serial => open
212
            );
213
214
215
         -- TODO: Eventually, have the option to select between using LUTRAM
         -- (which is, confusingly, also known as DistRAM or DRAM) and BRAM,
216
217
         -- the dedicated---but single/dual channel---block ram on FPGAs.
         -- TODO: Also, maybe have this in a separate entity?
218
         receive_data : process (i clk)
219
220
             procedure perform reset is
221
            begin
222
                 input data
                                     <= (others => (others => '0'));
223
                 input data count
                                     <= 0;
224
                 input data received <= '0';
225
             end procedure perform reset;
226
        begin
227
             if not c RST SYNC and i rst debounced = c RST POLE
228
                 then perform reset;
229
             elsif rising edge(i clk) then
230
                 if c_RST_SYNC and i_rst_debounced = c_RST_POLE
231
                     then perform reset;
232
                 else
233
                     input data received <= '0';
234
235
                     data remain : if (input data count < NUM INPUTS) then
236
                         byte read : if (byte read done = '1') then
237
238
                             input data(input data count) <=</pre>
239
                                 to ufixed(byte read value,
240
                                     input data'element'high,
241
                                     input data'element'low
242
                                 );
243
244
                             input data count <= input data count + 1;
245
                         end if byte read;
246
                     else -- All of the data got received
247
                         input data received <= '1';</pre>
```

```
<= 0;
248
                          input data count
249
                      end if data remain;
250
251
                 end if;
252
             end if:
253
         end process receive data;
254
255
256
         neural engine : entity neural.network
257
             generic map (
258
                 g NETWORK PARAMS => NETWORK OBJECT,
                 q BATCH SIZE => c BATCH SIZE,
259
260
                 g PIPELINE STAGES => c PIPE STAGE
261
262
             port map (
263
                 i inputs => input data,
264
                 o outputs => network outputs,
265
                 i clk => i clk,
266
                 i rst
                          => i rst debounced,
                 i_fire => input_data_received,
o_done => network_done
267
268
269
             );
270
271
272
         -- NOTE: Unlike popular beliefs, subprograms (like functions)
         -- CAN be concurrently called outside of processes.
273
274
         -- TODO: Pipeline and clock this later.
275
         network prediction <= to unsigned(</pre>
276
             neural.math.arg max(network outputs),
277
             network prediction'length
278
         );
279
280
         -- TODO: Transfer the data back using the UART as opposed to LEDs
         -- and also check network done first.
281
282
         o led(3) <= network prediction(3);</pre>
283
         o led(2) <= network prediction(2);</pre>
284
         o led(1) <= network prediction(1);</pre>
285
         o led(0) <= network prediction(0);</pre>
286
287
         transmit_result : process (i_clk)
288
             procedure perform reset is
289
             begin
290
291
             end procedure perform reset;
292
         begin
293
             if not c RST SYNC and i rst debounced = c RST POLE
294
                 then perform reset;
295
             elsif rising edge(i clk) then
296
                 if c RST SYNC and i rst debounced = c RST POLE
297
                      then perform reset;
298
                 else
299
300
                 end if;
301
             end if;
         end process transmit_result;
302
303
         */
304
305 end architecture structural;
306
307
308
   -- END OF FILE: main.vhd
```