









Overiew of the Topics:

- Fixes to DaCe
- Transformation Updates





Fixes to DaCe





Fixes to DaCe


- I fixed a couple of unhandled-cases in the flattening transformation (3 issues)
- Fixed an issue in ArrayElimination pass (there are still more issues) (1 issue)
- DaCe requires cupy to be installed when running on GPUs, cupy does not work with ROCm, I have added PyTorch support to target AMD GPUs as a fallback mechanism. (1 feature)
- I have fixed multiple bugs in ExplicitMemoryMovement transformation (2 issues)
- I have fixed one issue in RemainderLoop transformation (1 issue)








































- Recap: Purpose detection. For GEMM the purposes are A, B, acc. Used to map generic location to specialized location. For example L2 to A2.
- Update: The format of purposes are concretized


- Purposes can be the set:
 - ' {"acc", "A", "B"}
- Purpose dict is saved as an attribute of the device map.
- Example purpose_dict
 - ' {"tmp": "acc", "A": "A", "B": "B"}
- I assume all data names to be the format:
 - ・ <LocationPrefix>_<ArrayName>
 - L2_A will map to purpose A.








Input Specialization Pass:



Purpose: {"A": "A", "B": "B"} L1_A maps to level 1 and is specialized as A1_A.







- Insert Transfers Pass, Inputs:
- 1. All storage locations.
- 2. Graph of possible memory transfers with nodes of type <unspecialized_storage>@<specialize_storage> as all possible memory locations.

```
1 glb = str(dace.dtypes.StorageType.Ascend Global)
 2 a2 = str(dace.dtypes.StorageType.Ascend L2) + "@" + str(dace.dtypes.StorageType.Ascend A2)
3 b2 = str(dace.dtypes.StorageType.Ascend L2) + "@" + str(dace.dtypes.StorageType.Ascend B2)
4 al = str(dace.dtypes.StorageType.Ascend L1) + "@" + str(dace.dtypes.StorageType.Ascend A1)
5 b1 = str(dace.dtypes.StorageType.Ascend L1) + "@" + str(dace.dtypes.StorageType.Ascend B1)
6 co2 = str(dace.dtypes.StorageType.Ascend L2) + "@" + str(dace.dtypes.StorageType.Ascend CO2)
7 col = str(dace.dtypes.StorageType.Ascend L1) + "@" + str(dace.dtypes.StorageType.Ascend C01)
8 vecin = str(dace.dtypes.StorageType.Ascend VECIN)
9 vecout = str(dace.dtypes.StorageType.Ascend VECOUT)
10 nodes = [qlb, a2, b2, a1, b1, co2, co1]
11 finf = float('inf')
   graph = {
       glb: { glb: 0, a2: 1, b2: 1, a1 : finf, b1: finf, co2 : finf, co1: finf, vecin: 1, vecout: finf },
13
       a2: { glb: finf, a2: 0, b2: finf, a1 : 1, b1: finf, co2 : finf, co1: finf, vecin: finf, vecout: finf },
14
       b2: { glb: finf, a2: finf, b2: 0, a1: finf, b1: 1, co2: finf, co1: finf, vecin: finf, vecout: finf },
15
16
       al: { glb: finf, a2: finf, b2: finf, a1: 0, b1: finf, co2: 1, co1: finf, vecin: finf, vecout: finf },
       bl: { glb: finf, a2: finf, b2: finf, a1 : finf, b1: 0, co2 : 1, co1: finf, vecin: finf, vecout: finf} ,
17
       co2: { glb: finf, a2: finf, b2: finf, a1: finf, b1: finf, co2: 0, co1: 1, vecin: finf, vecout: finf },
18
       col: { glb: 1, a2: finf, b2: finf, a1 : finf, b1: finf, co2 : finf, co1: 0, vecin: 1, vecout: finf },
19
20
       vecin: { glb: 1, a2: finf, b2: finf, a1: finf, b1: finf, co2: finf, co1: finf, vecin: finf, vecout: 1 },
21
       vecout: { glb: 1, a2: finf, b2: finf, a1 : finf, b1: finf, co2 : finf, co1: finf, vecin: finf, vecout: finf }
22 }
23
```






- Insert Transfers Pass, Inputs:
- 3. EntryLocationRequirements for each compute unit (Where the data needs to be for the compute unit)
- 4. ExitLocationRequirements (where the tasklet puts the memory out)
- 5. in_out_types is the same thing for tasklets (MMU takes A2 and B2 as inputs and outputs to CO2,
 VECTOR takes VECIN and outputs VECOUT)
- 6. ComputationalUnitsRegisterLocations is where one needs to map the Register storage depending on the compute unit. (Register is storage the scalar unit can use)
- 7. UnspecializedLocations are used to derive specialized locations from level names.

```
entry location requirements = {
        "MMU": [a1, b1,],
        "VECTOR": [vecin,],
    exit location requirements = {
        "MMU": [co2,],
        "VECTOR": [vecout,],
 9
10
    computational unit register locations = {
        "MMU": co2,
12
        "VECTOR": vecin,
14
15
    in out types = {
        vecin: vecout,
        a2 + " AND " + b2: co2
18
19
20
   l1 = str(dace.dtypes.StorageType.Ascend L1)
   l2 = str(dace.dtypes.StorageType.Ascend L2)
    unspecialized locations = [l1, l2]
```



- Insert Transfers Pass Step1:
- Map all existing arrays with Register storage to the storage needed by the first tasklet they have been used in.
 - For MMU/GEMM this is CO2, for Vector this is VECIN.
- tmp is used in GEMM first, the first output from a tmp access node directs to {GEMM:3} second output from a tmp access node goes to {VEC:0} therefore it is mapped to CO2.




cscs **ETH** zürich





- Insert Transfers Pass Step2:
- Create shortest paths between each node of the MemoryMovementGraph.
- For all input edges to MapEntry nodes,
 - If the input data's distance to computational unit's desired storage type is higher than the distance of the map, insert transfers as long as the distance is same.
- This approach only works on maps that have one type of computational unit used. (e.g. no transfers in {GEMM:4, VEC:1})











- Example insertion: the pass then inserts the movements to addition map:
 - For C: Global \rightarrow VECIN
 - For tmp: $CO2 \rightarrow CO1 \rightarrow VECIN$
- Step 3:
 - For each map where an input was inserted insert the corresponding output.
 - Add a VECOUT to map exit. (As many movements we need to reach the storage type of C)





Output looks like this:)

- 1. I need to clean-up the pass.
- 2. I need to integrate the ExplicitMemoryMove transformation into the InsertTransfer pass
- 3. I need to update *RemainderLoop* transformation to support the graph seen on the right.
- 4. I need to extend the pass to not have implicit assumptions but explicitly check them.









- The pass comes with many assumptions:
- A map can contain one tasklet.
 - For a second tasklet a new map scope is necessary.
- It assumes one can directly write from a tasklet output to global with enough transfers and implements that, might not be the most efficient.
- **Currently the cases for 910A are: VECOUT** \rightarrow Global, or CO2 \rightarrow CO1 \rightarrow Global
- I also need to generalize the ScalarToMMU and ScalarToVector to pass to support different tasklet strings.
 - I plan to get and end-to-end transformation pipeline that takes a device-agnostic SDFG and returns a tiled SDFG for Ascend devices next.





Outlook for the Next Weeks





Outlook for the Next Weeks

- Due to the SC deadline I have shifted my focus to other projects.
 - I will continue my work on the transformation and but might need to allocate more time to other projects.
- I will continue improving the transformation and fixing bugs and issues in DaCe.
- I want to test the quality and portability of the transformations by applying them on CUTLASS backend.
 - The memory locations needed in CUTLASS are the similar to Ascend.
 - It is a good chance to test layout transformation as data is moved (e.g., CUTLASS permuted layout)
- Get and end-to-end transformation pipeline that takes a device-agnostic SDFG and returns a tiled SDFG for Ascend devices.