









Overiew of the Topics:

- Multiple Buffering Transformation & Memory Locations
- DaCe New Codegen and Improvements
- A Real FP Type for SDFGs





Outcome and TODOs:


• Since I am still in the legal limbo, over what we can do and what we can't, I focus fully on improving DaCe functionality, fix bugs and introduce new and needed functionality.





DaCe Improvements: Multiple Buffering Transformation

- [Ongoing] Multiple Buffering Pass (No PR Yet)
- The idea is to implement pipelined-for-loops (or pipelined sequential maps with sequential schedule)








DaCe Improvements: Multiple Buffering Transformation

- [Ongoing] Multiple Buffering Pass (No PR Yet)
- A new SDFG element: Pipeline-For Block with a set PREFETCH_DEPTH








DaCe Improvements:

Multiple Buffering Transformation

- To keep the code-gen simple, the pipelined-for CFG is lowered to a set of:
 - Pipeline descriptors (attached to data descriptors)
 - Synchronization tasklets
 - For-CFGs







DaCe Improvements: Multiple Buffering Transformation


Producer sync is part of the copy

Producer sync is part of the copy

Vector OP Map

- To keep the co CFG is lowered
 - Pipeline desc descriptors)
 - Synchronizati
 - For-CFGs

Codegen should be dumb, as architecture/programming models/etc. change very frequently.




for (p = 0; p <





DaCe Improvements:


Multiple Buffering Transformation








DaCe Improvements: Multiple Buffering Transformation




Prefill State (The first DEPTH − 1 ← iterations)

Prefetch state (i+1 th iteration)

Kernel body











DaCe Improvements:

Multiple Buffering Transformation



Pipeline acquire and commit are inserted as synchronization tasklets.









DaCe Improvements:

Multiple Buffering Transformation



Prefetch state is the same as the prefill.

It prefetches memory required for the next iteration.








ÇÇ

Ó

DaCe Improvements:

Multiple Buffering Transformation



Consumer pipeline is synchronized using tasklets too.




00

DaCe Improvements:

Multiple Buffering Transformation

pipelir

pipelin



dace.sdfg.validation.InvalidSDFGEdgeError: Memlet creates an invalid path (sink node release_pipelines should be a data node) (at state MapState, edge (kernel_27_4_28_8_29[j=0:256]:None -> release_pipelines:None))

the next iteration

coacycli. process out memeces/


File "/home/primrose/Work/dace/dace/codegen/targets/cpu.py", line 1037, in process_out_memlets raise SyntaxError("Cannot copy memlet without a local connector: {} to {}".format(
SyntaxError: Cannot copy memlet without a local connector: producer acquire pipe to B



DaCe Improvements: New Codegen Structure

Kernel scheduling and stream management Memory Copies and synchronization **SDFG** ▶ If – else chains that **GPU Codegen** could have ben pre-(Black Magic) processing passes Preprocessing SDFG to be valid for GPUs SDFG analysis

DaCe Improvements: New Codegen Structure



^{*}https://docs.google.com/document/d/13Pl4A8u5YJgTkZvhKCoJp8t693tvHeEYXfUvDtyonDl/edit?usp=sharing





Modularizing Codegen: OffloadToAccelerator Pass

- We have a hacked ToGPU pass
 - It fails for many non-toy SDFGs
 - Port to any accelerator currently starts by copy-pasting the codegen and the ToGPU pass and replace names (very inefficient)
 - During the ICON project I have identified many shortcomings, and I wrote a design document for the improved pass – to support multiple accelerators.
 - ~10 pages long
 - => Looking for a student to start in September to implement the improved pass





Modularizing Codegen: KernelScheduling Pass

- GPU codegen tries to automatically assign kernels to streams
 - Only the option to offload everything to stream 0 works
 - Modularizing the schedule can spawn a multitude of parallel projects, many algorithms exist for graph coloring and scheduling to use here.
 - => I have a student working on the infrastructure to support scheduling kernels at the SDFG level





Modularizing Codegen: MemoryCopy Lowering Pass


- GPU Codegen supports only synchronous copies
 - Multiple strategies exist to copy memory from location A to B, where it is infeasible (possibly impossible) to detect which implementation will perform the best.







Copy Strategies








Copy Strategies

Copy strategies on how to lower copies from SDFG IR to code:

- Sync using registers
- Async using → cuda::memcpy_async
- Async + Pipeline using → cuda::memcpy_async
- Using TMA → CUtensorMap + cuda::memcpy_async
- Using CuTe library (Asnyc or With TMA) → Copy_Atom<SM90_TMA...>









DaCe Quality-of-Life Improvements: Memory Locations


[Ongoing] Memory Locations For PE→PE Memory Transfers (No PR Yet)

For the SoftHier project the copies between PEs were implemented using streams.

But this decouples the source of the copy from the destination of the copy.












DaCe Quality-of-Life Improvements: Memory Locations


[Ongoing] Memory Locations For PE→PE Memory Transfers (No PR Yet)







Intra-PE communication can be performed through streams, but this feature will be deprecated.







The copy will be performed as: localA[j] → localA[i]


Where i and j are PE ids.

localA

localA.location = j

localA


localA.location = i



















































- Decoupling FP-Implementations From Source Code
 - Why HPC code always uses double precision?







Towards a Compiler for Reals

EVA DARULOVA and VIKTOR KUNCAK, Ecole Polytechnique Federale de Lausanne

Numerical software, common in scientific computing or embedded systems, inevitably uses a finite-precision approximation of the real arithmetic in which most algorithms are designed. In many applications, the round-off errors introduced by finite-precision arithmetic are not the only source of inaccuracy, and measurement and other input errors further increase the uncertainty of the computed results. Adequate tools are needed to help users select suitable data types and evaluate the provided accuracy, especially for safety-critical applications.

We present a source-to-source compiler called Rosa that takes as input a real-valued program with error specifications and synthesizes code over an appropriate floating-point or fixed-point data type. The main challenge of such a compiler is a fully automated, sound, and yet accurate-enough numerical error estimation. We introduce a unified technique for bounding roundoff errors from floating-point and fixed-point arithmetic of various precisions. The technique can handle nonlinear arithmetic, determine closed-form symbolic invariants for unbounded loops, and quantify the effects of discontinuities on numerical errors. We evaluate Rosa on a number of benchmarks from scientific computing and embedded systems and, comparing it to the state of the art in automated error estimation, show that it presents an interesting tradeoff between accuracy and performance.

CCS Concepts: \bullet Software and its engineering \rightarrow Formal software verification; Specification languages; Source code generation;

Additional Key Words and Phrases: Roundoff error, floating-point arithmetic, fixed-point arithmetic, verification, compilation, sensitivity analysis, discontinuity error, loops

ACM Reference Format:

Eva Darulova and Viktor Kuncak. 2017. Towards a compiler for reals. ACM Trans. Program. Lang. Syst. 39, 2, Article 8 (March 2017), 28 pages.
DOI: http://dx.doi.org/10.1145/3014426

1. INTRODUCTION

Much of today's software is numerical in nature. While domains such as scientific computing and embedded systems may appear to differ considerably, they have in common that many of their algorithms are designed in real arithmetic but ultimately have to be implemented in finite precision. This inevitable approximation introduces roundoff errors, which individually may be small but can quickly accumulate or get magnified

This work is supported in part by the European Research Council (ERC) project "Implicit Programming". A preliminary version of one part of this work appeared in the conference paper "Sound Compilation of Reals," presented at the 2014 ACM SIGPLAN-SIGACT International Conference on Principles of Programming Languages (POPL). The current submission is a complete rewrite (except for algorithm 6) of the preliminary version, presents new and improved techniques, as well as new experimental evaluation.

Authors' addresses: E. Darulova, Campus Él. 5, 66125 Saarbrucken, Germany; email: eva@mpi-sws.org; V. Kuncak, EPFL IC LARA INR318, Station 14, CH-1015 Lausanne, Switzerland; email: viktor.kuncak@epfl.ch. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies show this notice on the first page or initial screen of a display along with the full citation. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers, to redistribute to lists, or to use any component of this work in other works requires prior specific permission and/or a fee. Permissions may be requested from Publications Dept., ACM, Inc., 2 Penn Plaza, Suite 701, New York, NY 10121-0701 USA, fax +1 (212) 869-0481. or permissions@mcm.org.

869-0481, or permissions@acm.org. © 2017 ACM 0164-0925/2017/03-ART8 \$15.00 DOI: http://dx.doi.org/10.1145/3014426

ACM Transactions on Programming Languages and Systems, Vol. 39, No. 2, Article 8, Publication date: March 2017.

Motivation taken from "Towards a Compiler for Reals" paper and tool "Rosa"





1. Define input intervals for input arguments

```
def rigidBodyControl1(x1: Real, x2: Real, x3: Real): Real = {
   require (*-15 <= x1 && x1 <= 15 && -15 <= x2 && x2 <= 15 && -15 <= x3 && x3 <= 15)
   -x1*x2 - 2*x2*x3 - x1 - x3
} ensuring (res => res <= 705.0 && res +/- 6e-13)</pre>
```



1. Define input intervals for input arguments

```
def rigidBodyControl1(x1: Real, x2: Real, x3: Real): Real = {
   require (~15 <= x1 && x1 <= 15 && -15 <= x2 && x2 <= 15 && -15 <= x3 && x3 <= 15)
   -x1*x2 - 2*x2*x3 - x1 - x3
} ensuring (res => res <= 705.0 && res +/- 6e-13)</pre>
```

2. Describe precision requirements on the outputs





1. Define input intervals for input arguments

```
def rigidBodyControl1(x1: Real, x2: Real, x3: Real): Real = {
   require (~15 <= x1 && x1 <= 15 && -15 <= x2 && x2 <= 15 && -15 <= x3 && x3 <= 15)
   -x1*x2 - 2*x2*x3 - x1 - x3
} ensuring (res => res <= 705.0 && res +/- 6e-13)</pre>
```

2. Describe precision requirements on the outputs

3. Write the function body on the supported subset of Scalar (needs to be purely functional)





1. Define input intervals for input arguments

```
def rigidBodyControl1(x1: Real, x2: Real, x3: Real): Real = {
   require (*-15 <= x1 && x1 <= 15 && -15 <= x2 && x2 <= 15 && -15 <= x3 && x3 <= 15)
   -x1*x2 - 2*x2*x3 - x1 - x3
} ensuring (res => res <= 705.0 && res +/- 6e-13)</pre>
```

2. Describe precision requirements on the outputs

3. Write the function body on the supported subset of Scalar (needs to be purely functional)

Rosa returns to required FP-implementation to use (FP32, FP64, FP128)





A Real Type For SDFGs: Issues On Proving Error Bounds and Using Functional Language

- Rosa (and all similar FP-error-bound analysis tools) uses SAT-solvers to prove the error-bounds and it does not terminate (or work) for non-toy examples
- (Probably) Nobody uses Scala in HPC
- Proving error bounds is not necessary for many codebases*
 - *GPU enables fast-fp-arithmetic by default and seems like this is very rarely an issue
 - *FP operations are not commutative, no-ordering and thus almost no optimizations would be possible if having no error was that important

• => Plan to replace proving error-bounds with empirical simulation based approach








1. Define Input Intervals and distributions of data

```
sdfg.arrays["A"].dtype =
dace.Real
input_intervals = {
    "A" = [a_low, a_high],
    "B" = [b_low, b_high]
}
input_distributions = {
    "A" = uniform(low, high),
    "B" = normal(mean, var),
}
```








1. Define Input Intervals and distributions of data

```
sdfg.arrays["A"].dtype =
dace.Real
input_intervals = {
    "A" = [a_low, a_high],
    "B" = [b_low, b_high]
}
input_distributions = {
    "A" = uniform(low, high),
    "B" = normal(mean, var),
}
```



2. Describe Precision Requirements

C.error_bound = 1e-16






1. Define Input Intervals and distributions of data

```
sdfg.arrays["A"].dtype =
dace.Real
input_intervals = {
    "A" = [a_low, a_high],
    "B" = [b_low, b_high]
}
input_distributions = {
    "A" = uniform(low, high),
    "B" = normal(mean, var),
}
```

3. No restrictions on the SDFG where the pass can be applied



2. Describe Precision Requirements

C.error_bound = 1e-16





1. Define Input Intervals and distributions of data

```
sdfg.arrays["A"].dtype =
dace.Real
input_intervals = {
    "A" = [a_low, a_high],
    "B" = [b_low, b_high]
}
input_distributions = {
    "A" = uniform(low, high),
    "B" = normal(mean, var),
```

3. No restrictions on the SDFG where the pass can be applied



C.error_bound = 1e-16

DaCe runs emprical simulation and lowers the Real type to a FP implementation

[i=0:N:512]

GPU

MapState





=> Looking for a student to start on this project too ;)





Outcome and TODOs:

- These two weeks I will need to mainly focus on ICON project again.
 - => I can do a presentation on the optimization journey of ICON using DaCe next time
- I have started a major movement to fix DaCe features
 - Codegen part of DaCe needs a rewrite, while also modularizing codegen and distinctly delegating features to passes (Similar to LLVM)
 - Following Features Will Become Passes on SDFGs implemented as part of DaCe:
 - Allocation Scopes \rightarrow Default allocation does not work, and could be parallel projects
 - Kernel Scheduling \rightarrow Default schedule does not work, and could be parallel projects
 - Accelerator-Independent Offloading Pass \rightarrow Major migration overhead when writing new backends
 - Memory Copy Lowering \rightarrow Testing multiple implementations is impossible right now
- Multiple Transformations I am working on:
 - Multiple Buffering
 - [Will work on it in the future] Improvement/Fixes to the BSP-based schedule transformation Aofeng implemented to use data locations instead of Streams
- I am working multiple QoL features and bugfixes for DaCe
 - ~15 Issues Open, ~5 PRs open