









# **Overiew of the Topics:**

- DaCe + ICON Gordon Bell Submission
- Current Work & And Future Student Projects




ICON and Gordon Bell Submission





# The DaCe Story:












# ICON + DaCe Story = Gordon Bell Run








Single-use transformations due to the time-frame and scale of the run







# Decoupling Hardware-Specific Optimizations From Source Code





Click to add Title

Step 1: Propagate Configuration-specific constants

Step 2: Simplify the structure of the SDFG to be more compatible with existing transformations

Step 3: Obtain the maximally parallel SDFG and improve data layouts





Click to add Title

Step 1: Propagate Configuration-specific constants

Step 2: Simplify the structure of the SDFG to be more compatible with existing transformations

Step 3: Obtain the maximally parallel SDFG and improve data layouts

- Propagate known constants
- Propagate value sets (e.g. x={1,2} then we create two specialized calls)
- Flatten Structs (AoS) to SoA layout
- Eliminate trivial control flow
- Move if-conditions within / outside maps
- LoopToMap + MapFusion
- Move if-conditions outside maps (again)
- Change layouts





Click to add Title

Step 4: Specialize for GPUs

Step 5: Further architecture and configuration specific optimizations

Step 6: Generate bindings and integrate SDFG into the ICON / Fortran modules





Click to add Title

Step 4: Specialize for GPUs

Step 5: Further architecture and configuration specific optimizations

Step 6: Generate bindings and integrate SDFG into the ICON / Fortran modules

- Offload to GPU
- Assign Streams
- Memcpy / Memset kernel to API calls
- Lower Bitwidth of Neighbor Lists
- Replace single-value array with Constants

- Performed in multiple scripts
- (Mainly manual)



## Step 1: Propagate Configuration-specific constants

```
def program config1 is val1(...):
                                                                foo()
                                                                fiz()
                                                                . . .
    def program(...):
        if config1 == val1:
                                                           def program config1 is val2(...):
             foo()
                                                                bar()
                                 Exposes more
        elif config1 == val2:
 4
                                                                buz()
                                 opportunities to fuse
 5
             bar()
                                 kernels and decreases 9
                                                                . . .
 6
                                                       10
                                 the chance of
        if config1 == val1:
                                                       11
                                                           def program(...):
                                 encountering bugs by
             fiz()
 8
                                 simplifying the
                                                                if config1 == val1:
                                                       12
 9
        elif config1 == val2:
                                 structure of the SDFG 13
                                                                    program config1 is val1(...)
             buz()
10
                                                                elif config1 == val2:
                                                       14
11
         . . .
                                                       15
                                                                    program config1 is val2(...)
                                                       16
                                                       17
```





Step 1: Propagate Configuration-specific constants & Step 2: Map Fusion

```
(1) Propagate
if config 1:
                configurations and fuse
     foo()
                                         if config 1 and config 2:
                kernels
if config 2:
                                              foobar()
     bar()
                                         elif config 1:
                                              foo()
                                         elif config 2:
                 (2) Filter trivially false
                                              bar()
                configurations
                                         else:
 foobar()
                                              pass
```

<sup>\*</sup>Due to the time-frame we first propagated / filtered the known configuration and then fused kernels.



## Step 2: Simplify the structure of the SDFG to be more compatible with existing transformations


Outer Map


if\_cond = .... if (if\_cond) Inner Map Inner computation depends on a condition. Inner body has to be a sequential loop Map Body executed by a thread (only option due to how DaCe handles offloading).

Outer Map can be offloaded to the accelerators



## Step 2: Simplify the structure of the SDFG to be more compatible with existing transformations





Every thread duplicates the computation of the if condition



Step 2: Simplify the structure of the SDFG to be more compatible with existing transformations

 We identified the working combinations for the movement of ifs through manual inspections and the performance obtained through profiling runs



Step 3: Obtain the maximally parallel SDFG and improve data layouts

Identifying parallelism automatically and manually to expose as much as parallel regions as possible




## Step 4: Specialize for GPUs


- DaCe's GPU Offloading transformation was not capable of offloading ICON SDFGs. I developed an offloading implementation optimized for the assumption that all computation resides on the GPU. (Makes the development of the transformation much simpler)
- I have also designed an improved approach that supports cases where part of the computation remains on the CPU.
  - Based on this, I created a project and am looking for students to implement it.



Step 4: Specialize for GPUs




AssignmentAndCopyKernelToMemcpyAndMemset().apply\_pass(sdfg)






Step 4: Specialize for GPUs



Fixing some bugs for the cases where a kernel involves multiple assignments and copies But for patterns where it works, it results with performance improvement





### Step 5: Further architecture and configuration specific optimizations

```
program = SDFG(...)

1
2
3 # Old Program
4 program(...)
```

Instrument the program to check the values of candidate arrays – and create two specialized programs.

```
# The new program
all_candidates_are_constant = all(is_constant(candidate_array) for candidate_array in candidate_constant_arrays)
if all_candidates_are_constant:
    specialized_program = SDFG(...).replace({candidate_array: value(candidate_array) for candidate_array in candidate_constant_arrays})
    specialized_program(...)
else:
    program(...)
```



## Step 5: Further architecture and configuration specific optimizations

```
# The new program
all_candidates_are_constant = all(is_constant(candidate_array) for candidate_array in candidate_constant_arrays)
if all_candidates_are_constant:
    specialized_program = SDFG(...).replace({candidate_array: value(candidate_array) for candidate_array in candidate_constant_arrays})
    specialized_program(...)
else:
    program(...)
```


When the SDFG is called for the first time, the check is performed.

The transformation currently assumes these arrays are constant across program invocations.






# **Runtime Results:**







# **Runtime Results:**






Improvements in the new GPU Code generation & And current Projects






• New GPU Codegen: In the previous codegen, copies were generated and synchronized implicitly







 New GPU Codegen: In the previous codegen, copies were generated and synchronized implicitly GPU copies are lowered explicitly to copy-tasklets to expose them to different scheduling possibilities



Scheduling implementations assign streams to tasklets and maps that require a stream

SDFG's state semantics require work of a state to be completed at state exit





New GPU Codegen: In the previous codegen, copies were generated and synchronized implicitly GPU copies are lowered explicitly to copy-tasklets to expose them to different scheduling possibilities

scattering\_self\_energies\_kernel\_copyin

The new pipeline decreased the LoC in the GPU codegen by ~400

It also allows for DaCe developers to write scheduling algorithms without understanding the complete codegen (where the old synchronization algorithm results in incorrect synchronization for mid-sized and big SDFGs)



Scheduling implementations assign streams to tasklets and maps that require a stream


SDFG's state semantics require work of a state to be completed at state exit





• New GPU Codegen: We enforce all GPU kernels to have an explicit thread block map


Threadblock map (in this case we have a thread block dimension of (32,1,1))







• **New GPU Codegen:** We enforce all GPU kernels to have an explicit thread block map Threadblock map (in this case we have a thread block dimension of (32,1,1))





Current Open Projects






Blocked FP Formats





- Recruited a student to work on the project. Proposal can be found under this <u>link.</u>
- First aim is to represent FP64 arrays as a block of FP16-arrays accompanied with FP64-bias and FP64-scale arrays.







- New Offloading Transformation
- DaCe + SoftHier Backend





#### DaCe + SoftHier Backend:

- Sad news, the student chose another project. Now I am interviewing candidates.
- This project is not so popular with students. Some projects gets >5 applicants in the first week, this got 1 but the student was not good enough.
- Project proposal can be found under this <u>link</u> and on the <u>SPCL website</u>.

## New Offloading Transformation:

- Uploaded it couple of days ago to the <u>SPCL website</u>. Waiting for candidates.
- Design document can be found under this <u>link</u>.





### NPBench Modernization:

- I have student working on integrating CUDA libraries, Performance counters (LIKWID, PAPI) and microbenchmarks (Stress-ng, GPU-Stream, Stream, etc.) to NPBench to automatically generate performance plots
- I will also create student projects to extend existing kernels to Triton and TVM.
- Project proposal can be seen under this <u>link</u>.

## WMMA / CUTLASS / CuTe GEMM Expansions in DaCe:

 In the upcoming months I will also start a project to extend DaCe GEMM expansions to support using WMMA / CUTLASS / CuTe backends