


For $V_{CC}=3.3V$, all caps are $0.1\mu F$
(See Table 2, pg 9 in datasheet)


Serial I/O

Slot presence




Serial IO / Slot presence	
xio2	
05/09/2018 11:20	
Sheet: 6/19	


USB2 connections	
Trace thickness	0.035 mm
Prepreg thickness	0.12 mm
Trace width	10 mil
Inter-trace spacing	7 mil
Prepreg dielectric	4.4
Differential impedance	90.5 ohms




Note: PUSB2X4YH isn't on Seeed's list

XIO USB OTG
xio2
05/09/2018 11:20
Sheet: 7/19







Slots 2,3

xio2

05/09/2018 11:20

Sheet: 11/19

Power supply notes

Power sequence is:
1.0v rail @ 2A, which enables the
1.8v rail @ 1A, which enables the
3.3v rail @ 1A




Both 1.8v and 3.3v need no minimum load
All regulators are stable with ceramic caps

R131 and R130 ought to be at
least 1%, preferably 0.1% resistors

Recommended Parts

C139 GRM32ER60J476ME20L
C140 GRM32ER60J476ME20L
C141 GRM32ER60J476ME20L
C142 GRM155R61C104KA80D
C143 C0603C751K5GACTU
C144 CL21C130JBANNC
C145 GRM1555C1H391JA01J
C146 GRM32ER60J476ME20L
R133 CRCW040210R5FKED
R134 CRCW040246K4FKED
R135 ERJ-6ENF6041V
R136 RI1220P-123-D
R137 CRCW04022K67FKED
R138 CRCW040293R1FKED
R139 RC0201FR-07105KL
L2 IHL2525EZERR56M01

Change C139,C140,C141 to 47uF (C146)
Change L2 to 560nH (IHL2525EZERR56M01)



Recommended Parts
C11 EMK212BJ106KG-T
C12 LMK212BJ226MG-T
L3 DFE18SANR47MG0L
R56 CRCW04021M00FKED

FPGA power supplies

xio2








05/09/2018 11:20

Sheet: 13/19

Xilinx-recommended (smaller parts)

100uF : GRM21BR60J107ME15L (0805)
 4.7uF : GRM21BR60J476ME15L (0805)
 4.7uF : GRM155R60J475ME87D (0402)
 0.47uF : GRM033R60J474KE90D (0201)

100uF caps can be placed anywhere
 others within 2 electrical inches of part



Bypass cap number and
 capacitance taken from UG483

FPGA power	
xio2	
05/09/2018 11:20	
Sheet: 14/19	

