




Microprocessors & Interfacing

Memory Interface

Dr. Gargi Prabhu Department of CS & IS

High (odd) and low (even) 8-bit memory banks







Note: A_0 is labeled \overline{BLE} (Bus low enable) on the 80386SX.



Odd and Even Bank





Address Bus

Odd Addressed Memory Bank Even Addressed Memory Bank

ODD and Even Bank

No.	Operation	BHE	\mathbf{A}_0	Data Lines Used					
1.	Read/Write a byte at an even address	1	0	D ₇ - D ₀					
2.	Read/Write a byte at an odd address	0	1	D ₁₅ - D ₈					
3.	Read/Write a word at an even address	0	0	D ₁₅ - D ₀					
4.	Read/Write a word at an odd address	0	1	D ₁₅ -D ₀ in first operation byte from odd bank is transferred.					
		1	0	D ₇ -D ₀ in second operation byte from even bank is transferred.					



Example

Design 8086 based system with following specification

- 8086 CPU working with 5 MHz
- 32 KB RAM using 16 KB device



Thank You

Memory interfacing

It is required to interface two chips of $32K \times 8$ ROM and four chips of $32K \times 8$ RAM with 8086, according to the following map.

ROM 1 and 2 F0000H - FFFFFH, RAM 1 and 2 D0000H - DFFFFH RAM 3 and 4 E0000H - EFFFFH

Show the implementation of this memory system.

Address	A_{I9}	A 18	A ₁₇	A_{16}	A ₁₅	A14	A_{13}	A12	A_{II}	A ₁₀	A_{09}	A_{08}	A_{07}	A_{06}	Aos	Aos	$A_{\theta 3}$	$A_{\theta 2}$	$A_{\theta I}$	A_0
F0000H	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ROM land2		82			25					6	4K		7.2				1			
FFFFFH	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
D0000H	1	1	0	-1_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RAM land2					i					6	4K									
DFFFFH	1	1	0	1	1	1	1	1	1		1	1	1	1	1	1	1	1	1	1
E0000H	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RAM 3and4	13.36		W.	W.				4.7		E.,	64K				R	1				
EFFFFH	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0