




**BITS Pilani**

# Microprocessors & Interfacing

# **Memory Interface**


Dr. Gargi Prabhu  
Department of CS & IS

# High (odd) and low (even) 8-bit memory banks



Note:  $A_0$  is labeled  $\overline{BLE}$  (Bus low enable) on the 80386SX.

# Odd and Even Bank



# ODD and Even Bank



No.	Operation	$\overline{\text{BHE}}$	$A_0$	Data Lines Used
1.	Read/Write a byte at an even address	1	0	$D_7 - D_0$
2.	Read/Write a byte at an odd address	0	1	$D_{15} - D_8$
3.	Read/Write a word at an even address	0	0	$D_{15} - D_0$
4.	Read/Write a word at an odd address	0	1	$D_{15}-D_0$ in first operation byte from odd bank is transferred.
		1	0	$D_7-D_0$ in second operation byte from even bank is transferred.

# Example



Design 8086 based system with following specification

- 8086 CPU working with 5 MHz
- 32 KB RAM using 16 KB device



**BITS Pilani**  
Pilani Campus



# Thank You

# Memory interfacing



It is required to interface two chips of  $32K \times 8$  ROM and four chips of  $32K \times 8$  RAM with 8086, according to the following map.

ROM 1 and 2 F0000H - FFFFFH, RAM 1 and 2 D0000H - DFFFFH

RAM 3 and 4 E0000H - EFFFFH

Show the implementation of this memory system.

Address	$A_{19}$	$A_{18}$	$A_{17}$	$A_{16}$	$A_{15}$	$A_{14}$	$A_{13}$	$A_{12}$	$A_{11}$	$A_{10}$	$A_{09}$	$A_{08}$	$A_{07}$	$A_{06}$	$A_{05}$	$A_{04}$	$A_{03}$	$A_{02}$	$A_{01}$	$A_0$
F0000H	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ROM 1and2	64K																			
FFFFFH	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
D0000H	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RAM 1and2	64K																			
DFFFFH	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
E0000H	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RAM 3and4	64K																			
EFFFFH	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0