



BITS Pilani

Microprocessors & Interfacing **Programming Model**


Dr. Gargi Prabhu
Department of CS & IS

8259A



- The 8259A programmable interrupt controller (PIC) adds eight vectored priority encoded interrupts to the microprocessor.
- This controller can be expanded, without additional hardware, to accept up to 64 interrupt requests.
- This expansion requires a master 8259A and eight 8259A slaves.

Block Diagram



8259A Command Word



Command word of 8259 is divided into two parts :

Initialization command words(ICW): These are used during the initialization phase to configure the 8259 for its operation. There are four ICWs, ICW1, ICW2, ICW3, and ICW4, each serving a specific purpose in setting up the PIC.

Operating command words(OCW): Once the PIC is initialized, these command words are used to control its operation during normal operation. OCWs include commands for enabling, masking, and prioritizing interrupts, among other functions.

Initialization command words(ICW)




- ICW is given during the initialization of 8259 i.e. before its start functioning.
- ICW_1 and ICW_2 commands are compulsory for initialization.
- ICW_3 command is given during a cascaded configuration.
- If ICW_4 is needed, then it is specified in ICW_1 .
- The sequence order of giving ICW commands is fixed i.e. ICW_1 is given first and then ICW_2 and then ICW_3 .
- Any of the ICW commands can not be repeated, but the entire initialization process can be repeated if required.

Operating command words(OCW)



- OCW is given during the operation of 8259 i.e. microprocessor starts using 8259.
- OCW commands are not compulsory for 8259.
- The sequence order of giving OCW commands is not fixed.
- The OCW commands can be repeated.

Initialization sequence of 8259



ICW₁ command




- The control word is recognized as ICW₁ when $A_0 = 0$ and $D_4 = 1$.
- It has the control bits for Edge and level triggering mode, single/cascaded mode, call address interval and whether ICW4 is required or not.
- Address lines A_7 to A_5 are used for interrupt vector addresses.

ICW₁ command



ICW₁



~~00010011~~ 010011

ICW₁ command



When the ICW₁ is loaded, then the initializations performed are:


- The edge sense circuit is reset because, by default, 8259 interrupt is edge triggered.
- The interrupt mask register is cleared.
- IR7 is assigned to priority 7.
- Slave mode address is assigned as 7.
- When $D_0 = 0$, this means IC₄ command is not required. Therefore, functions used in IC4 are reset.
- Special mask mode is reset and status read is assigned to IRR.

ICW₂ command



- The control word is recognized as ICW₂ when $A_0 = 1$.
- It stores the information regarding the interrupt vector address.
- In the 8085 based system, the A_{15} to A_8 bits of control word is used for interrupt vector addresses.
- In the 8086 based system, T_6 to T_3 bits are inserted instead of A_{15} to A_8 and A_{10} to A_8 are used for selecting interrupt level, i.e. 000 for IR_0 and 111 for IR_7

ICW₂ command



A₁₅ - A₈ of interrupt vector address
(MCS-80/85 mode only)

T₇ - T₃ of interrupt vector address
(8086/8088 mode only)

ICW₃



ICW₃ (Master device)

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	S ₇	S ₆	S ₅	S ₄	S ₃	S ₂	S ₁	S ₀

Diagram showing the bit fields of ICW₃ (Master device). The bits are labeled A₀, D₇, D₆, D₅, D₄, D₃, D₂, D₁, D₀. The values are 1, S₇, S₆, S₅, S₄, S₃, S₂, S₁, S₀. Red annotations show bit S₂ is 0 and S₁ is 1.

1 = IR input has a slave
0 = IR input does not have a slave

ICW₃ (Slave device)

A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	0	0	ID ₂	ID ₁	ID ₀

Diagram showing the bit fields of ICW₃ (Slave device). The bits are labeled A₀, D₇, D₆, D₅, D₄, D₃, D₂, D₁, D₀. The values are 1, 0, 0, 0, 0, 0, ID₂, ID₁, ID₀. A red bracket highlights the first six bits (A₀ to D₃).


Slave Id

0	1	2	3	4	5	6	7
0	1	0	1	0	1	0	1
0	0	1	1	0	0	1	1
0	0	0	0	1	1	1	1

Diagram showing the Slave Id table. The table has 4 rows and 8 columns. The values are 0, 1, 0, 1, 0, 1, 0, 1; 0, 0, 1, 1, 0, 0, 1, 1; 0, 0, 0, 0, 1, 1, 1, 1. Red arrows point to the bottom row (0, 0, 0, 0, 1, 1, 1, 1).

- When $AEOI = 1$, then Automatic end of interrupt mode is selected.
- When $SFMN = 1$, then a special fully nested mode is selected. when $BUF = 0$, then Non buffered mode is used (i.e. M/S is don't care) and when $M/S = 1$, then 8259 is master, otherwise it is a slave.
- When $\mu PM = 1$, then 8086 operations are performed, otherwise 8085 operations are performed


ICW₄



OCW₁




- It is used to set and reset the mask bits in IMR(interrupt mask register). M₇ – M₀ describes 8 mask bits




It is used for selecting the mode of operation of 8259. Here L₂ to L₀ are used to describe interrupt level on which action need to be performed.

OCW₂




- When the ESMM (Enable special mask mode) bit is set, then the SMM bit is don't care. If SMM = 1 and ESMM = 1, then 8259 will enter in Special mask mode.
- If ESMM = 1 and SMM = 0, then 8259 will return into normal mask mode.
- RR and RIS are used to give the read register command.
- P = 1 is used for poll command.



Status Register



- Three status registers are readable in the 8259A: interrupt request register (IRR), in-service register (ISR), and interrupt mask register (IMR).



Programming 8259A



<u>PIC1</u>	EQU	48H	;8259A control A0 = 0
PIC2	EQU	49H	;8259A control A0 = 1
<u>ICW1</u>	EQU	<u>1BH</u>	;8259A ICW1
<u>ICW2</u>	EQU	<u>80H</u>	;8259A ICW2
<u>ICW4</u>	EQU	<u>3</u>	;8259A ICW4
<u>OCW1</u>	EQU	0FEH	;8259A OCW1

```
i
;program 8259A
i
    MOV AL, ICW1           ;program ICW1
    OUT PIC1, AL
    MOV AL, ICW2           ;program ICW2
    OUT PIC2, AL
    MOV AL, ICW4           ;program ICW4
    OUT PIC2, AL
    MOV AL, OCW1           ;program OCW1
    OUT PIC2, AL
    STI                   ;enable INTR pin
:
```



BITS Pilani
Pilani Campus



Thank You