Paper Number(s): E3.01

AC1

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2000

MSc and EEE PART III/IV: M.Eng., B.Eng. and ACGI

ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

Monday, May 8 2000, 10:00 am

There are SIX questions on this paper.

Answer FOUR questions.

All questions carry equal marks.

Time allowed: 3:00 hours

Corrected Copy

4

Examiners: Prof C. Toumazou, Dr A.J. Payne

Special instructions for invigilators:	None
Information for candidates:	None

406

1. Voltage and current-sources are key components in analogue circuit design. Sketch a typical band-gap voltage reference circuit and prove that the temperature coefficient of the output voltage V_0 is zero if $V_0=1.283~V$. Assume the temperature coefficient of V_{BE} to be -2.5mV/°C, Boltzmanns constant $k=1.38 \times 10^{-23}~J/K$ and electron charge $q=1.6 \times 10^{-19}~C$. Assume a value of V_{BE} .

Calculate the fractional temperature coefficient for the constant current generator of $Figure\ I(a)$ at room temperature, given that R is a polysilicon resistor with a temperature coefficient of 1500 ppm/ $^{\circ}$ C. [7]

Explain qualitatively why the four-transistor voltage potential divider of *Figure 1(b)* can have significantly less active-chip area than an equivalent two-transistor voltage potential divider with the same power consumption.

[7]

 R_{B} Q_{3} Q_{4} Q_{6} Q_{6} Q_{7} Q_{1} Q_{2} Q_{2} Q_{5} Q_{5}

Figure 1(a)




Figure I(b)

2. Sketch typical circuit diagrams for a two-stage cascoded and a single-stage CMOS op-amp. Explain why the single-stage design has potentially much higher bandwidth than the two-stage design and in particular why it is not necessary to Miller compensate the single-stage architecture. Give one advantage and one disadvantage of the cascoded op-amp. [10]

Estimate the low-frequency differential voltage gain, slew rate, gain-bandwidth product and maximum positive output swing of the two-stage CMOS op-amp shown in *Figure 2*. Aspect ratios of all devices are shown on the circuit. Assume all bulk effects are negligible. Device model parameters are given below. [12]

Explain qualitatively why the addition of a load capacitor to the output of a two-stage op-amp degrades amplifier stability, whereas an additional load capacitor connected to the output of a single-stage op-amp improves amplifier stability. [3]

CMOS TRANSISTOR PARAMETERS

MODEL PARAMETERS	$Kp (\mu A/V^2)$	$\lambda (V^{-1})$	$V_{To}(V)$
PMOS	20	0.03	- 0.8
NMOS	30	0.02	1.0




Figure 2

Under what operating conditions does the MOSFET of Figure 3(a) realise a linear floating resistor between terminals A and B? Show that under these conditions the equivalent resistance R_{AB} can be approximated by

R_{AB} =
$$\frac{L}{KW(V_{GS} - V_T)}$$

Il symbols have their usual meaning. [6]

stating any assumptions. All symbols have their usual meaning.

Discuss three sources of non-linearity in the single MOSFET resistor realisation of Figure 3(a) and suggest one suitable circuit design to help eliminate one or more of these non-linear terms. Show all necessary circuit analysis to confirm your design. [6]

Figure 3(b) shows a fully differential continuous time integrator using a balanced double differential linear active transresistor. Derive an expression for the time constant of the integrator. You may ignore all bulk effects, and assume all MOSFETs are operating in the triode region.

Finally, for the current mirror of Figure 3(c) estimate the minimum output voltage while still maintaining saturated devices. Derive this voltage swing in terms of device threshold voltage V_T , clearly stating any assumptions you make.




Figure 3(a)




Figure 3(b)




Figure 3(c)

4. Very high frequency single chip integrated filters make use of the linear transconductance based integrator of *Figure 4 (a)* Show how two of these transconductors can be connected to simulate the impedance of a small value inductor, and derive an expression for the inductance.

Figure 4(b) shows a simplified diagram of the core section of a fully differential folded cascode operational amplifier with a common-mode feedback block. Sketch a suitable common-mode feedback circuit. What is the main advantage of a folded cascode amplifier compared to a classical cascode connection?

Finally, a sampled-data methodology which overcomes amplitude accuracy constraints encountered with the previous continuous-time circuits is the oversampling technique. Briefly explain the principle of oversampling or sigma-delta modulation. Sketch a typical architecture for an analogue to digital converter based upon this method, explain its principles of operation, in particular the feedback noise shaping mechanism.

[10]

 V_{IN} G_{m} V_{0}

Figure 4(a)




Figure 4(b)

5. Briefly discuss the following with respect to high frequency circuits:

Decoupling capacitors;

50 ohm termination;

BNC connector:

Ground plane.

frequency.

[8]

The circuit shown in *Figure 5* is a single bit cell of a current-mode algorithmic analogue to digital converter. Briefly describe the operation of the cell and give reasons why this converter is particularly suited to mixed analogue and digital VLSI. [9]

Assuming that the maximum resolution of any sampled-data converter is limited by switch noise (kT/C), calculate the maximum resolution of a stereo-audio system running at a sample rate of 40 kHz. Assume a MOSFET switch aspect ratio (W/L) = 1/8, transconductance parameter $K = 20 \,\mu\text{A/V}^2$ and a device threshold voltage $V_T = 1 \,V$. The on voltage of the switch is a 5 V reference (i.e. $V_{GSOn} = V_{ref} = 5 \,V$). You may also assume that the switch settles in $10 \,\tau$ (where τ = time constant) over one period of the clock

Boltzmanns constant $k = 1.38 \times 10^{-23}$ J/K and the ambient temperature is 300 K.




Figure 5

6. Give one advantage and one disadvantage of integrated continuous-time filters compared with discrete-time sampled-data filters. [2]

Figure 6 shows three sampled-data integrator building blocks. Derive an expression for the transfer function of the integrators of Figure 6(a) and Figure 6(b). All switches are implemented by MOSFETs of equal size. Assume that the integrators are driven by non-overlapping clocks with a clock frequency much higher than the maximum input signal frequency. Also assume the switches are ideal.

[12]

Figure 6(c) shows one section of a switched-capacitor ladder filter. Based on this filter structure design a 3rd-order Chebyshev low-pass switched-capacitor filter with a cut-off frequency of 5 kHz and a 1.0 dB pass-band ripple. Assume a clocking frequency of 100 kHz. Passive component values for the L-C prototype, normalised to 1 rad/s, are $C_1 = C_3 = 2.0236$, $L_2 = 0.994$. In your analysis you may assume all integrators to be lossless.




Figure 6(a)




Figure 6(b)




Figure 6(c)

EJ-01 ACI

3E Andone

2000


Exam SOLUTIONS

C. Toumazoy.

Ί.

Burdgep

QV



VBEI=UBE2+IZR3

Suce UBEI-UBE2=VTLn (III)

When Vo-UBEB+R2/R3VTLn (IVI3)

VTLn(I3Is) -> absume

for dwo/dt = 0, then dVBE3/dT

= $\frac{VT}{R^2}$ in $\left(\frac{T_1}{T_2}\right)$

Since division = - $\frac{1}{38} \cdot \frac{1}{38} = -\frac{1}{38} \cdot \frac{1}{38} \cdot$

Vo= 1.283v

For PTAT temperature coefficient of VT Concerc with negative temp (allicut of Resurber

(6/6)

: TCF = 1 OUT/OT - 1/R OR/OT = YT -1500×10-6 Q ROOMT = 1833ppm/00 Fyre 16). Suce I = KW (VSS-UT) then if Ugs is small a VT pren (M/T) 1 cress. 16 ABS >> AL Voen (W/L) smary Small (will) swes large Chiparea o Two branson P.D has larges USS/ transister than but harsulu P.D be some Supply. Vgs 2-trember. 4 honouse

The main advoitse of a cascooled op-any is voltage gari, le man dissolvente i's CMUR or signal swords Limitations.

01-Ano AVI= -8m2/(SOLTGOCH) (GOLTSOCH) = ID2 (HOTAP) = 5x10-6x0105=2.5x10-2

8m2 = 2 \[\beta = \frac{1}{2} \left(\frac{1}{2} \right)_2 = 7. \[\text{Tx10 AW} \] 8m2 = 3.87×1055, A1=-154.9 A2 = -8m ((507+906)

() 2- (orl. (SOGTSO7) = IDG (ANPTAN) = 20X10X0.05 = 10x107~i 8m6 = 2 / B6 ID6 => B6= = (w) = 1.6x (0 A/V 8m6=1.13 x 154, A2=113 ATOTAL = A, Az = 17503 G. Bp = 8m2/2TT(c = 4.1 MHZ S. A = Io/(c = (10))/MI Evaz minsam $[(\tau V_{5ee}V) - 2] = [(3)02V - V2]$ For Schrichen. Assume V996 = Va14 = V593 $V = G = \left(V + G\right) + \left(\frac{I_0}{4 B_3}\right)$ $\beta_3 = \left(\frac{kw}{aL}\right)_3 \implies mancum swy =$ In 2-store load is And pole hence reduces loca increases probably. hence reducing local increases boundwidth.

Q3/ Assurben i what it (VOSZO) OR (VOS CC V 98-VT) device acts in linear reston. From $\overline{\perp}b = \frac{KW}{L} \left[(VGS - VT)VDS - VDS^2/2 \right] (1+1VPS)$ for Vos <<(Vas-vT), then Avoscas

SO ID = HW (VGS-VT) VOS

OR RAB = VDS/ID = L/(KW(VSS-VT)

Three sources of non-linearly (i) I miled due to UBS changing UT la neschue VDS due to body ellet. 18 VT=UTO + & [J-VBS+28F - J28F] J = bulk threshold parameter

PF = Ferm-level potenhal

(ii) limited due to Vos approach vis (Vas-VT) hence saturation renom les losse positives Vos.

(iii) For laste values of Vos like Vas/2 term comer in making the result que non-linear.


M١ Mz Parallel court - ellminates Vds2/2 tem. Dillerhal scheme Elects of voe concelled. Double defreshed V20 nos. Ellmotes - Vos advi term. ه $\sqrt{}$ Any are of Unese lob wal

Expanding it can be shown that:

Independent of both UT and Vos tems


Hence
$$N = \frac{2CR = TC}{AB(VCI-VCZ)}$$

8/8



Assume $\Delta V = Vgs - V\tau$ Con sch $V0s \geq Vgs - V\tau$ $V0 = Vs - V\tau$

(5/5)



HoonMan absorbage of holded cascode is
low-voltage supply since cascode

path is is a vestical and not horizontal

plane. Signal sway is reduced but

when lower power supply.

Her I Bit Dickell Filler

Book dea is buck rocks quahischen nouse
sels staged by / (Ht) is a feedbook.
The feedbook prote ad Consod whencher
boke the quanhyahen ever to house a
both hequing spectrum. The output of
the distor blow is down sempled and
sum a multiplit distor representation.
Who hequing qualifation rouse is reduced.
Shopy is posse TF 2 N > Noise

STF= Wn(Hz) (1+Hz) stopus. (1+Hz) = unuly signed gaus.

19/10

Q5,

Decouply Caps
Prevent power supply made, reple ete
from whelevery with output performance
(aps act as Short-term balters to works
on supply. Ceramics quite good.

30 ohm

of line. Prevent 1018er in line policies at him bequercy.

BNC connelos

Provides good (OAX Brond port B input synd source.

Ground Plane

Sound potented thought board.

Myaltonic Conster.

2 In compres to I ret via upit (most) doubles and reference mins.

1f 2Im > Iref - Compactor will go 1 high' - digital out put I and switch My will Conduct. Analy Output will be 2In-Iref be neact bit

2/2

2/2

14

(8/8)

Con coleculate R=Row= L KW [V32-VI] from which con coloculate DR. Q6.

Advantage of Contineos-time Speed, Simplicity, power consuption

dusadvarage

Accuracy , Linearly, Noise

Frome 6(a)

Dung & Q= (,[v,-vz)

Iav= fc (,[v,-vz)

fc= (loch beginning

Ø2=>

Tav= - Pr (F

(300) fc(, [V1-V2) (0) - (-1) fc(, [V1-V2)

 $\frac{V_0}{(V_1-V_2)} = \left[\frac{1}{1} \frac{V_0}{V_0} \right] = \frac{C_2}{C_1 PC}$

Accuracy determined by Copacitorratio.

France 6(b)

Dung Ør Q = (, (Vin) =) IAD =

Pours Ø2

C(Vin)

Iau= -[fc (3 Vo + Jw (2 Vo)

·. fc (IVIN = - [fc \(\) \(\

6/6

Or 6 cont

Keonege
$$\frac{Vo}{V_1N} = \frac{C}{C3} \frac{1}{(1 + C2jw)}$$

$$= \frac{C}{C3} \frac{1}{fc}$$

$$= \frac{C}{2} \frac{2}{(3fc)}$$

\$4

Table adus of (112 and (3 as 16)

remarked to 16ad/s - 27th

(h=5ky)

CL=(3=2.0236/(27t5x103)=6.44x107

LZ=0.994/(27t5x103)=3.164x107

For termadum resulus

anne Cu=(21= keo=1pf

C1-(23=6.44pf)

(12=3.164pf)

7/2

(25/25