

A 05

@ [Bookwork] Current-Made Analogue Sig. Pre. Zco]

The swifted-corpacitor (SC) technique requires linear floating corpacitors; these can be implemented as poly-poly structures but the cost of such processes is high. Cheap digital processes do not offer two layers of polysilicon. For the swifthed-convent (SI) technique we do not need linear capacitors; the memory aretion can be performed by means of the non-linear Cgs carposcitor of a MOS device.

- -> SC circuits use op-ourps; SI circuits do not need op-ourps (less complex designs)
- The freud towards low power-supply levels means that it is difficult to achieve high-speed and ineversed dynamic vounge SC designs since it is difficult to have low-voltage, high-speed op-amps. SI civanite operate in current-mode, voltage swings are smaller (mitigating the reduction of the power supply voltage) allowing low power-supply voltage operation and have the potential for high-speed and low-power operation. Hence, the SI technique is an analogue technique for digital technology.





$$\Rightarrow I_{2}(n-1) = I - \frac{i_{0}(n-1)}{b_{3}} \Rightarrow I_{3}(n-1) = I + \frac{i_{0}(n-1)}{b_{3}}$$

$$I_{4}(u) + I_{2}(u) = i_{in}(u) + 2\Gamma + i_{f}$$

$$i_{f} = b_{4}\Gamma - b_{4}I_{2}(u)$$
from kcl ext $A \rightarrow b_{3}I_{2}(u) + i_{0}(u) = b_{3}\Gamma \Rightarrow$

$$\Rightarrow I_{2}(u) = \Gamma - \frac{i_{0}(u)}{b_{3}}$$

$$I_{1}(n) + I_{2}(n) = i_{1n}(n) + 2I + if$$

$$i_{1} = \begin{bmatrix} bu_{1} \\ b_{3} \end{bmatrix} i_{0}(n)$$

$$I_{2}(u) = I - \frac{i_{0}(n)}{b_{3}}$$

$$I_{1}(n) = (d_{n}c \text{ fo memory action}) = I_{2}(n-1) = I + \frac{i_{0}(n-1)}{b_{3}}$$

$$I' + \frac{i_{0}(n-1)}{b_{3}} + I' - \frac{i_{0}(n)}{b_{3}} = i_{1n}(n) + 2I + \frac{b_{1}}{b_{2}} i_{0}(n) = 7$$

$$= 7 \quad i_{0}(n-1) - i_{0}(n) = b_{3} i_{1n}(n) + b_{1} i_{0}(n) = 7$$

$$= 7 \quad i_{0}(n) - i_{0}(n) = b_{3} i_{1n}(n) + b_{1} i_{0}(n) = 7$$

$$= 7 \quad i_{0}(n) - i_{0}(n) = b_{3} i_{1n}(n) + b_{1} i_{0}(n) = 7$$

$$= 7 \quad i_{0}(n) - i_{0}(n) = b_{3} i_{1n}(n) + b_{1} i_{0}(n) = 7$$

$$= 7 \quad i_{0}(n) - i_{0}(n) = b_{3} i_{1n}(n) + b_{1} i_{0}(n) = 7$$

$$= 7 \quad i_{0}(n) - i_{0}(n) = b_{3} i_{1n}(n) + b_{1} i_{0}(n) = 7$$

$$= 7 \quad i_{0}(n) - i_{0}(n) = b_{3} i_{1n}(n) + b_{1} i_{0}(n) = 7$$

$$= 7 \quad i_{0}(n) - i_{0}(n) = b_{3} i_{1n}(n) + b_{1} i_{0}(n) = 7$$

$$= 7 \quad i_{0}(n) - i_{0}(n) = b_{3} i_{1n}(n) + b_{1} i_{0}(n) = 7$$

$$= 7 \quad i_{0}(n) - i_{0}(n) = r$$

$$= 7 \quad i_{0}(n) - r$$

$$= 7 \quad i_{0}($$

Vin Jinje Vi Tz WAG E416: Page 3 of 17 R2 P2

[Bookwork]

(a)
$$\text{KVL} \rightarrow I_1 R_1 + I_2 R_2 = \text{Vout}$$
 \Rightarrow $\text{(R_1 + R_2)} I_1 - R_2 I_{in} = \text{Vout} \Rightarrow$ $\text{KCL} \rightarrow I_2 = I_1 - I_{in}$

$$=> I_1 = \frac{\text{Vout}}{\rho_1 + \rho_2} + \frac{\rho_2}{\rho_1 + \rho_2} I_{in}$$

But
$$V_{in} - I_1 R_1 = \Gamma_{in} V_i \Rightarrow V_1$$

$$=> J_{in} = \frac{V_{in} - \frac{P_1}{P_1 + P_2} V_{out}}{V_i + \frac{P_1 P_2}{P_1 + P_2}} = \frac{(P_1 + P_2) V_{in} - P_1 V_{out}}{V_i (P_1 + P_2) + P_1 P_2}$$

Hence Vout =
$$A \sin \hat{i} = \frac{A(R_1+R_2)\hat{v_i}\hat{v_{in}} - A\hat{v_{i}}\hat{k_1}\hat{v_{out}}}{\hat{v_i}(R_1+R_2) + R_1R_2} =>$$

$$= > \frac{V_{\text{out}}}{V_{in}} = \frac{\frac{A(R_1 + R_2)V_i}{V_i(R_1 + R_2) + R_1 R_2}}{\frac{A(R_1 + R_2)V_i}{V_i(R_1 + R_2) + R_1 R_2}} = \frac{A(R_1 + R_2)V_i}{V_i(R_1 + R_2) + R_1 R_2} = \frac{A(R_1 + R_2)V_i}{V_i(R_1 + R_2) + R_2} = \frac{A(R_1 + R_2)V_i}{V_i(R_1 + R_2)} = \frac{A(R_1 + R_2)V_i}{V_i(R_1 + R_2)} = \frac{A(R_1 + R_2)V_i}{V_i(R_1 + R_2)} = \frac{A(R_1 + R_$$

=>
$$\frac{V_{out}}{V_{in}} = (1+\frac{R_{i}}{V_{i}}) \frac{AV_{i}}{V_{i}(1+\frac{R_{2}}{P_{L}}) + R_{2} + AV_{i}} =>$$

=> (selfing 1+
$$\frac{R_2}{R_1} = G$$
) $\frac{V_{\text{out}}}{V_{\text{in}}} = G \frac{A}{A + G + \frac{R_2}{V_{\text{in}}}}$

Assuming or dependence
$$A = \frac{A_0}{4t^2 f_0}$$

$$\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{G \frac{A_{\text{o}}}{1+j} f_{\text{fo}}}{\frac{A_{\text{o}}}{1+j} f_{\text{fo}}} = \frac{G A_{\text{o}}}{A_{\text{o}} + \frac{R_{\text{e}}}{V_{\text{i}}}} = \frac{G A_{\text{o}}}{A_{\text{o}} + \frac{R_{\text{e}}}{V_{\text{i}}}} = \frac{G A_{\text{o}}}{A_{\text{o}} + \frac{R_{\text{e}}}{V_{\text{i}}}} = \frac{1}{A_{\text{o}} + \frac{R_{\text{e}}}{V_{\text{i}}}} = \frac{G A_{\text{o}}}{A_{\text{o}} + \frac{R_{\text{e}}}{V_{\text{i}}}} = \frac{1}{A_{\text{o}} + \frac{R_{\text{e}}}{V_{\text{$$

Hence goin =
$$1 + \frac{R_2}{R_1}$$

whereas boundwidth = $\frac{Aofo V_i}{R_2}$.

Selling Re we set the boundwidth and setting by we set the goin for the determined bound width.


[Bookwork]

=> Vout can be considered as the output of a transimpedance auphitier of gain Zt = AVi

Hence,
$$\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{A G}{A + R_2 V_i} = \frac{(A V_i) G}{(A V_i) + R_2} = G \frac{Z_t}{Z_t + R_2}$$

When $Z_t = R_0 /\!/ \frac{1}{j G_0 W} = \frac{R_0}{4 + j f_0}$ with $R_0 C_0 = \frac{1}{2\pi} f_0$

$$\frac{V_{\text{out}}}{V_{\text{in}}} = G \frac{P_0}{R_0 + R_2} \frac{1}{1 + j \left(\frac{P_0 + P_2}{R_2}\right)}$$
be which the



Reduced offset voltage com be achieved by including the diodes (diode-connected BJT devices) D1, D2, D3 & D4. When

then $V_+ - V_- \simeq 0$ because from (+)

terminal to (+) we meet two n-type baseemitter junctions 2 two p-type base-cuitter
junctions => marteling. However, the small
signal offset at the (-) terminal increases
because the output resistance at the
(-) terminal increases: $R_- = (V_{e_2} + V_{O_3})/(V_{e_3} + V_{O_4})$.

Hence well-as - Martin alice as the

Hence voltage offset is reduced but the ri value of the CFOA is increased and the amplifier becomes more susceptible to "bandmidth voll-off with gain" for given values of P1, P2.

[Bookwork]

$$\alpha$$
 (i) $V_{+} = \frac{R_{4}}{R_{4} + R_{3}} V_{2}$

$$V_{-} = V_{+} \Rightarrow \text{current through } P_{1} = \frac{V_{1} - \frac{P_{4}}{P_{4} + P_{3}} V_{2}}{P_{1}}$$
Hence, $V_{\text{out}} = \frac{P_{4}}{P_{4} + P_{3}} V_{2} - \left[\frac{V_{1} - \frac{P_{4}}{P_{4} + P_{3}} V_{2}}{P_{1}} \right] R_{2} \Rightarrow$

->
$$V_{out} = \frac{P_2}{P_1} V_1 + \left(1 + \frac{P_2}{P_1}\right) \frac{P_4}{P_4 + P_3} V_2 \Rightarrow$$

-> $V_{out} = V_2 V_2 - V_1 V_1$

In order to howe a difference amplifier the following condition should hold:

$$\left(1+\frac{\ell_2}{\varrho_1}\right)\frac{\ell_4}{\varrho_4+\ell_3}=\frac{\ell_2}{\varrho_1} \Rightarrow$$

$$\Rightarrow \frac{1 + \frac{R_2 \rho_1}{\rho_1}}{1 + \frac{R_3 \rho_2}{\rho_2}} = \frac{\rho_2}{\rho_1} \Rightarrow$$

$$= \frac{R_2}{R_1} = \frac{R_4}{R_3}$$
 condition for difference amplifies.

For practical reasons (minimise output offset due to input bias courrent) it is better if R2 = R4 & R1 = R3.

$$V_2 = V_1 \implies \begin{bmatrix} V_{di}ff = V_2 - V_1 = 0 \\ V_c = \frac{V_4 + V_2}{2} = V_4 \end{bmatrix} \implies V_{out} = \begin{pmatrix} V_2 - V_1 \end{pmatrix} V_1 \implies A_c = \frac{V_2 - V_1}{2}$$

1 common-mode gouing

$$V_{2} = \frac{V_{4}}{2}$$

$$V_{1} = -\frac{V_{4}}{2}$$

$$V_{2} = \frac{V_{4} + V_{2}}{2} = 0$$

$$V_{3} = \frac{V_{4} + V_{1}}{2}$$

$$V_{4} = -\frac{V_{4}}{2}$$

$$V_{5} = \frac{V_{1} + V_{2}}{2} = 0$$

$$V_{6} = \frac{V_{1} + V_{2}}{2} = 0$$

$$V_{7} = \frac{V_{1} + V_{2}}{2} = 0$$

$$V_{8} = \frac{V_{1} + V_{2}}{2} = 0$$

$$V_{1} = \frac{V_{2} + V_{1}}{2}$$

$$V_{2} = \frac{V_{3} + V_{4}}{2}$$

$$V_{3} = \frac{V_{4} + V_{4}}{2}$$

$$V_{4} = \frac{V_{4} + V_{4}}{2}$$

$$V_{5} = \frac{V_{4} + V_{4}}{2}$$

$$V_{7} = \frac{V_{1} + V_{2}}{2} = 0$$

$$V_{8} = \frac{V_{1} + V_{2}}{2} = 0$$

$$V_{1} = \frac{V_{2} + V_{3}}{2}$$

$$V_{2} = \frac{V_{3} + V_{4}}{2} = 0$$

$$V_{3} = \frac{V_{4} + V_{4}}{2}$$

$$V_{4} = \frac{V_{4} + V_{4}}{2}$$

$$V_{5} = \frac{V_{4} + V_{4}}{2}$$

$$V_{6} = \frac{V_{4} + V_{4}}{2}$$

$$V_{7} = \frac{V_{4} + V_{4}}{2}$$

$$V_{8} = \frac{V_{8} + V_{1}}{2}$$

$$V_{8} = \frac{V_{8} + V_{1}}{2}$$

$$V_{8} = \frac{V_{1} + V_{2}}{2} = 0$$

$$V_{1} = \frac{V_{2} + V_{3}}{2}$$

$$V_{2} = \frac{V_{3} + V_{4}}{2}$$

$$V_{3} = \frac{V_{4} + V_{4}}{2}$$

$$V_{4} = \frac{V_{4} + V_{4}}{2}$$

$$V_{5} = \frac{V_{4} + V_{4}}{2}$$

$$V_{7} = \frac{V_{4} + V_{4}}{2}$$

$$V_{8} = \frac{V_{4} + V_{4}}{2}$$

Hence CMRR =
$$\frac{Ad}{Ac} = \frac{1}{2} \frac{\frac{K_2 + K_1}{K_2 - K_1}}{\frac{K_2 + K_1}{1 + \frac{R_2}{R_1}}} + \frac{\frac{R_2}{R_1}}{\frac{R_1}{R_1}} = \frac{\frac{R_1 R_4 + 2 R_4 R_2 + R_2 R_3}{R_1 R_3 + R_1 R_4}}{\frac{R_1 R_3 + R_1 R_4}{R_1 R_3 + R_1 R_4}} \Rightarrow >$$

$$k_2 - k_1 = \frac{1 + \frac{R_2}{R_L}}{1 + \frac{R_3}{R_4}} - \frac{R_2}{R_1} = \frac{R_4 R_1 - R_2 R_3}{R_4 R_3 + R_4 R_4}$$

=>
$$CMRR = \frac{1}{2} \frac{R_1 R_4 + 2 R_4 R_2 + R_2 R_3}{R_4 R_1 - R_2 R_3} =>$$

=> CMRR infinite when

Ry = Re which is the same condition for

the op-comp to implement on difference accuplifies.

A high CMRR value depends strongly upon resistor mortiling.

Due to the finite tolerances of the resistors the CMRR will drop significantly. Resistor of reny low tolerance (.±0.1%) and temperature coefficient cost.

[Bookwork]

The circuit depicts or current-mode instrumentations our amplifier.

Pifferential-mode:

The circuit exerction is based on the supply-current sensing technique. When $V_4 > V_2$ a current $\Gamma = \frac{V_1 - V_2}{R_1}$ is drawn from

OA1 (from its +ve power supply when it output stage operates in class B) and through the action of the current mirrors call \neq KM2 is reflected/recreated at the -ve input terminal of OA3 giving $V_{\text{out}} = \frac{R_2}{R_1} (V_1 - V_2)$. When $V_2 > V_1$ then a carrent $I = \frac{V_2 - V_1}{R_1}$ is fed into the output of OA1 (into its -ve power supply when its output stage operates in class B) and is again reflected/recreated at at the -ve input terminal of OA3.

Common-mode: When $V_1 = V_2$ then $I = 0 \Rightarrow V_{\text{out}} = 0$.

The main advantage of this instrumentation amplifier is that it achieves a high CMRR value without the need for precise matched resistors (case for the traditional 3-op-amp instrumentation amplifier). Simplicity and wider bound midth is a secondary advantage.

The gain accervacy is limited by the occurry of the current-mirrors; if I is the current transfer of the current mirrors then Vout = I P2 (V1-V2). The CARR performance is mainly limited by gain boundwidth (GB) mismatching product between OAL 7 OA2; it can be shown that the common-mode gain ~ (GBOA2).

[Bookwork]

(x)


Assumptions & conditions:

equal number of CW & ACW npn junctions -u-Same VT (i.e. temperature) for all devices All upn (pup) devices have same current density Isn (1sp)

hold: the above When

$$cw \sum_{j=1}^{M} V_{bej} = A_{cw} \sum_{j=1}^{M} V_{bej} = \sum_{j=1}^{M} V_{cj} \sum_{j=1}^{M} V_$$

TRANSLINER PRINCIPLE BIPOLAR



automortically for "mixed" (NMOS ZPMOS) TL loops.

Advantage: MOS IL circuits do not suffer from beta errors

(b) [New exercise bossed on tought theory]
Applying the TLP:

(i)
$$\left[\frac{\Gamma-\Gamma_{\times}}{2}\right]^{2} \Gamma_{\parallel} = \Gamma_{3} \left[\frac{\Gamma+\Gamma_{\times}}{2}\right]^{2} \Rightarrow$$

$$\frac{I_{4}}{I_{3}} = \left[\frac{I+I_{\times}}{I-I_{\times}}\right]^{2}$$

$$= > I_{4} = \frac{I(I+I_{\times})^{2}}{(I-I_{\times})^{2}+(I+I_{\times})^{2}}$$
But also (xcl) $I_{3}+I_{4}=I$

$$= > I_{3} = \frac{I(I-I_{\times})^{2}+(I+I_{\times})^{2}}{(I-I_{\times})^{2}+(I+I_{\times})^{2}}$$

(ii)
$$\Gamma_2 = \frac{\Gamma - \Gamma_X}{2} + \frac{\tau (\Gamma + \Gamma_X)^2}{(\Gamma - \Gamma_X)^2 + (\Gamma + \Gamma_X)^2}$$
 =>
$$\Gamma_1 = \frac{\Gamma + \Gamma_X}{2} + \frac{\Gamma (\Gamma - \Gamma_X)^2}{(\Gamma - \Gamma_X)^2 + (\Gamma + \Gamma_X)^2}$$

$$I_2 - I_1 = -I_X + \frac{4I^2I_X}{2(I^2 + I_X^2)} =>$$

$$\int_{2} - \int_{1} = \frac{-I_{x} 2I^{2} - \int_{x} 2\int_{x}^{2} + 4I^{2}J_{x}}{2(I^{2} + \int_{x}^{2})} =>$$

$$\int_{2} - I_{\Delta} = \frac{I^{2} I_{X} - I_{X}^{3}}{I^{2} + I_{X}^{2}}$$

When $I_X = y I$, then $I_2 - I_1 = 1 \frac{y - y^3}{1 + y^2}$ [New exercise bossed on foundth theory]

(c) (i) Applying the TLP & KCL yields:
$$(2S+I_X+I_Z)I = (I+I_X)(0.92I+I_2) =>$$

$$\Rightarrow I_2 = \frac{(2I+I_X+I_Z)I}{I+I_X} - 0.92I$$

(ii)
$$(I+I\times) [3I-(S+I\times)] = \frac{2/s I}{A} \frac{(2I+I\times+I_2)I}{I+I\times} -0.32I \longrightarrow A$$

$$\Rightarrow \frac{A^2 (I+I\times)(2I-I\times)}{[2/3]I} + 0.91I = \frac{(2I+I\times+I_2)I}{I+I\times} \Rightarrow$$

$$=> \left(\frac{3A^2(I+I_{\times})(2I-I_{\times})}{2I} + 0.92I\right) \frac{I+I_{\times}}{I} = 2I+I_{\times}+I_{Z} =>$$

$$= > I_2 = \left(\frac{3A^2(I+I_X)(2I-I_X)}{2I} + 0.92I\right) \frac{I+I_X}{I} - 2I - I_X$$

(iii)
$$I_z = \frac{\left[3A^2(2I^2+II_X-I_X^2)+1.84I^2\right](I+I_X)-4I^3-2I^2I_X}{2I^2}$$

$$I_{Z} = (3A^{2}-1.08) T + (\frac{9A^{2}-0.16}{2}) I_{X} - \frac{3A^{2}}{2} \frac{I_{X}^{3}}{I^{2}}$$

When
$$\frac{3A^2}{2} = 0.54 \Rightarrow A = 0.6$$
 then

indeed
$$I_z = 1.54 I_x - 0.54 \frac{J_x^3}{I^2}$$

[New exercise based on taught theory]

@ from He giren state-space relations:

$$\begin{bmatrix} s + \frac{w_0}{a} \end{bmatrix} X_1(s) - w_0 X_2(s) = 0$$

$$w_0 X_1(s) + s X_2(s) = w_0 V(s)$$

$$D_{X_{3}} = \begin{vmatrix} \circ & -w_{o} \\ w_{o} \mathcal{V}(s) & s \end{vmatrix} = w_{o}^{2} \mathcal{U}(s) D_{X_{2}} = \begin{vmatrix} s + w_{o} / \alpha \\ w_{o} w_{o} \mathcal{V}(s) \end{vmatrix} = w_{o} \left(s + \frac{w_{o}}{\alpha} \right) \mathcal{V}(s)$$

$$0 = \begin{vmatrix} s + \frac{w_0}{Q} & -w_0 \\ w_0 & s \end{vmatrix} = s^2 + \left(\frac{w_0}{Q}\right)s + w_0^2$$

Hence,
$$\frac{X_1(s)}{V(s)} = \frac{X_2(s)}{s^2 + (\frac{w_0}{a})s + w_0^2}$$
, Lowpoiss response $\frac{X_2(s)}{V(s)} = \frac{X_2(s)}{V(s)} = \frac{w_0(s + \frac{w_0}{a})s + w_0^2}{s^2 + (\frac{w_0}{a})s + w_0^2}$, "Invo-pole one-zero" response

(b)

$$\begin{array}{lll}
X_1 = \int_0 e^{V_2/V_T} & \Rightarrow & \dot{X}_1 = X_1 \frac{\dot{V}_1}{V_T} \\
X_2 = \int_0 e^{V_2/V_T} & \Rightarrow & \dot{X}_2 = X_2 \frac{\dot{V}_2}{V_T}
\end{array}$$

Hence:
$$x_1 \frac{\dot{V_1}}{V_T} = -(w_0) x_1 + w_0 x_2$$
 =>
$$x_2 \frac{\dot{V_2}}{V_T} = -w_0 x_4 + w_0 u$$

$$C\dot{V_1} = -(w_0 CV_T) + (w_0 CV_T) e^{\frac{V_2 - V_1}{V_T}}$$

$$C\dot{V_2} = -(w_0 CV_T) e^{\frac{V_1 - V_2}{V_T}} + (w_0 CV_T) \frac{I_s}{I_0} e^{\frac{V_1 - V_2}{V_T}}$$

Setting WOCVT = To = biasing current =>


$$CV_1 + I_0 = I_0 e^{\frac{V_2 - V_1}{V_T}}$$

$$CV_2 + I_0 e^{\frac{V_1 - V_2}{V_T}} = I_s e^{\frac{V_4 - V_2}{V_T}}$$

(C)

E4.16 Convent-mode

Non-linear log-domain design equations which can be interpreted as KCL relations involving coupacitor convents, constant current sources & bipolar transistor collector currents operating according to their non-linear (exponential) V-T characteristic.



The above topology satisfies the non-linear design equations.

Two N-port networks A & B must sochisfy the following relation in order to be adjoint:

$$\sum_{n=1}^{N} \left(V_{A_n} I_{B_n} - V_{B_n} I_{A_n} \right) = 0$$

Van denoting the voltage of the n-th port of network A, etc....

(i) Resistor

VA = RA JA, one port

$$V_A I_B - V_B I_A = 0 \Rightarrow \frac{V_B}{I_B} = \frac{V_A}{I_A} = >$$


$$But \quad V_A = R_A$$

$$V_B = I_B \cdot R_A$$

$$R_B$$
Hence the adjoint

network of a resistor is a resistor of the

(ii)



$$V_A = \begin{bmatrix} V_{A1} & V_{A2} \end{bmatrix} = \begin{bmatrix} 0 & \times \end{bmatrix}$$


$$I_A = [I_A, I_{A_2}] = [0 \quad X]$$

* denotes "any value"

Hence when
$$V_B = [V_{B_1} \ V_{B_2}] = [\times \ o]$$
 and $I_B = [I_{B_1} \ I_{B_2}] = [\times \ o]$

the relation is satisfied.

Thus, the adjoint network of a nullar is another nullar with its input & output ports interchanged




Hence
$$V_{A} I_{B_1} - V_{B_1} I_{A_1} + V_{A_2} I_{B_2} - V_{B_2} I_{A_2} = 0$$

and when
$$V_B = [V_{B_1} \ V_{B_2}] = [\times \circ]$$

$$I_B = [I_{B_1} \ I_{B_2}] = [-AI_{in} \ I_{in}]$$


they the relation is satisfied Thus, the adjoint network of an ideal voltage amplifier is a current complifier with input ound output parks interchanged:



[New exercise based on taught theory]

its aurent-mode equivalent we only To hind need to find its ordinit bearing in that mind

to a current Z a vollage ound hiter with its amphitier Current-mode analogue signal processing-page 15 of 17 injust & output ports



[high-gain [Bookwork]

(i) if "ideal amplifiers" are acrossibable, it
doesn't matter what kind of amplifier you use

(ii) it practical amphibiers are available
then for an I-I converter we should
use a current-amphibier (CCCS) becomes e
with this choice the closed-loop
boundwidth becomes independent of the source
& load impedance levels. The price
paid for this vis that the I-I converter
bandwidth council be set independently of
its goin (goin-boundwidth conflict).

(iii) When high performance Cfs & Vfs oure

avour lable then we should choose any
other amphifier except from a carment

amplifier. For, if we choose a

buttered transvesisfocuse amphifier (ccvs)

or or -M- transconductance -M- (vccs)

or or -M- veltage amplifier (vcvs)

then the closed loop bandwidth of the converter

can be set independently from the closed-loop

govin.

(i)
$$V_{exp} + V_{T} \ln \left(\frac{I_{ov}}{I_{S}}\right) = V_{T} \ln \left(\frac{I_{out_{1}}}{I_{S}}\right) \Rightarrow$$

$$i_{cap} = CV_{cap} = CV_{T} \frac{I_{out_{1}}}{I_{out_{1}}}$$

$$= > \frac{\text{Touts}(s)}{\text{Tin}(s)} = \frac{\left(\frac{\text{To}}{\text{cV}_{T}}\right)}{\text{S} + \left(\frac{2\text{Id}}{\text{cV}_{T}}\right)}$$

However, Souty = 3 Souts =>

$$\frac{\text{Sout}_{2}(s)}{\text{Sin}(s)} = \frac{3\text{In}}{\text{CVT}}$$

$$\frac{3\text{In}}{\text{CVT}}$$

$$S \rightarrow O \rightarrow gain = \frac{3L/cyr}{2Ld/cyr} = \frac{3}{2}\frac{L_0}{Ld} = 1 \Rightarrow L_0 = \frac{2Ld}{3} = \frac{20}{3} \mu A$$

$$w_0 = \frac{2 \text{ fd}}{c v_T} = > C = \frac{2 \text{ fd}}{w_0 v_T} = \frac{2 \times 10 \times 10^6}{2 \text{ ft} \times 1 \times 10^6 \times 0.026} \approx 122 \text{ pF}$$