Source degeneration is when a circuit element (eg. resistor) is connected between the MOSTET Source terminal and the common node (eg. Vol or Ground).

The Vout Advantage (over CS)

Vin Hymi - Output impedance is increased (from to to Shs Boll (or + Rs + 2millor Rs).

- Large-signal operation is linearised (i.e larger Small-signal region).

Disadvantages (over CS)

- Reduced Leadroom

- Reduced Voltage gain = - RD

(nom - 2m RD)


(no A - Vout - (RE + 3millior) || Ilion

(b) (i)  $A_1 = \frac{V_{ih}}{V_{ih}} = \frac{(R_E + \frac{1}{9m_2}||V_{o2}||V_{o1}|}{(R_E + \frac{1}{9m_2}||V_{o2}||V_{o1}|} + \frac{1}{9m_1} + \frac{1}{9m_1})$   $= \frac{R_E + \frac{1}{9m_2}}{R_E + \frac{1}{9m_2}} + \frac{1}{9m_1} + \frac{1}{9m_1}$   $= \frac{R_E + \frac{1}{9m_2}}{R_E + \frac{1}{9m_2}} + \frac{1}{9m_1}$   $= \frac{R_E + \frac{1}{9m_2}}{R_E + \frac{1}{9m_2}} + \frac{1}{9m_1}$   $= \frac{R_E + \frac{1}{9m_2}}{R_E + \frac{1}{9m_2}} + \frac{1}{9m_1}$   $= \frac{1}{9m_1} + \frac{1}{9m_1}$   $= \frac{1}{9m_1} + \frac{1}{9m_2}$   $= \frac{1}{9m_2} + \frac{1}{9m_2}$   $= \frac{1}{9m_1} + \frac{1}{9m_2}$   $= \frac{1}{9m_2} + \frac{1}{9m_2}$   $= \frac{1}{9m_1} + \frac{1}{9m_2}$   $= \frac{1}{9m_2} + \frac{1}{9m_2} + \frac{1}{9m_2}$   $= \frac{1}{9m_2} + \frac{1}{9m_2} + \frac{1}{9m_2}$   $= \frac{1}{9m_2} + \frac{1}{9m_2$ 

(ii)  $A_{\nu} = \frac{v_{out}}{v_{in}} = \frac{v_{out}}{v_{x}} \times \frac{v_{x}}{v_{in}}$   $\frac{v_{out}}{v_{x}} = 9mi \cdot (9mslos RE + RE + los) || loi|$ 

 $\frac{V_{out}}{V_{x}} = 9mi. (9m2 lo2 RE + RE + lo2) || lo1 |$   $\frac{V_{x}}{V_{in}} = \frac{'|9mi}{'|9m1 + RS}$   $A_{V} = (9m2 lo2 RE + RE + lo2) || lo1 |$  |'9m1 + RS

 $N_{\nu} = \frac{V_{out}}{V_{ih}} = \frac{R_E}{V_{gm1} + R_S}$  if  $\lambda = \infty^*$ 



capacitive coupling is when amplifier stages are cascaded by using a capacitor for ac coupling, i.e. biasing each stage independently Direct coupling is when the emplifier stages are directly connected and circuit must therefore be designed to be biased correctly as a whole.

In Ic design, constraints in large capacitance realisation means that capacitive coupling is undesirable for low frequency signal.

Where 
$$Z_1 = Z \left(\frac{1}{1+R}\right)$$
 $Z_2 = Z \left(\frac{1}{1+R}\right)$ 

If  $A = \frac{V_2}{V_1}$ 

If the impedance is a capacitor:  $C_1 = C(1+R)$ 
 $C_2 = C(1+R)$ 

The Miller's theorem is extremely useful in resolving floating capacitarces, in particular connected across an amplifying device.

C2 = C(1+1/A)

- (e) Soin 4 advantages are:
  - 1. gain desensitisation
  - 2. extension of burdwill
  - 3. modification in input output impedance
  - 4. Inearly improvement
  - for (1) for example in openand  $\rightarrow$  open-loop gain may vary by 1/20%.

    however when operated in closed loop (eg. non-inverting complifier)  $\frac{v_{out}}{v_{in}} = \frac{A_o}{1+\frac{R_2}{R_1+R_2}A_o}$  and if  $A_{oss} 1 \Rightarrow \frac{v_{out}}{v_{in}} \approx 1+\frac{R_2}{R_1}$

for (2) if we consider a one-pole amplifier:

if we substitute into a closed-loop system:

$$\frac{\gamma}{x} = \frac{h_0}{\frac{1+s/\omega_0}{1+\kappa h_0}} = \frac{h_0}{\frac{1+\kappa h_0}{1+\kappa h_0}} = \frac{h_0}{\frac{1+\kappa h_0}{1+\kappa h_0}}$$

$$= \frac{h_0}{\frac{1+\kappa h_0}{1+\kappa h_0}}$$

(4) vollage amplifier: Rin = w ideally transimpedance amplifier Rin= & ideally

The vin Pin Your

$$f_{T} = \frac{1}{2\pi} \cdot \frac{5m}{CBE}$$

$$f_{T} = \frac{1}{2\pi} \cdot \frac{1}{CBE} = \frac{1}{2\pi} \cdot \frac{(5mh)}{(2.24)}$$

$$= 13.91 \text{ GHz}$$

$$\frac{R_1}{R_2} = 250$$

$$\frac{V_{out}}{V_{in}} = -\frac{R_1}{R_2} \left( 1 - \frac{1}{R_0} \left( 1 + \frac{R_1}{R_2} \right) \right)$$

$$\frac{V_{out}}{V_{ik}} = -250(1 - \frac{1}{200000}(1 + 250))$$

$$\epsilon = 0.1260/6$$

Three challenges of designing on dip reference (bias generator) circuits V= Power supply variation are the sensitivity (or dependence) on P, V and T.

To overcome apply design techniques as follows:

Process: make bias generator dependent on relative component ratios not absolute values. Temperature: use combination of components with Power Supply: Do Not derive reference from P.S.

(i) Nont Nont Nont Nont Me Scascode shage (c.G) Nont Me C.S shage. A cascode stage can boost the output impedance of a c.s stage from (101) to (3m2101102 + 101 +102) and thus, if the state out the Void = \$ 10 ut x Rout where 10 ut = Em Vin Yout = Gmvin Rout Vin = Gm Rout : by mareasing Rout, Av is necessed. Drawbacks: 1 Reduced headroom therefore require higher supply voltage.
(2) An additional deixe is required.

(c) 
$$\left(\frac{w}{L}\right)_{6} = \frac{4}{2}$$
  $\Rightarrow \frac{V_{DD} - V_{GS}}{8K} = \frac{1}{2}_{6}, \quad V_{6} = \frac{\mu_{N}(o_{X}(w))}{2} \left(\frac{w}{L}\right)_{6} \left(\frac{w}{V_{5} - V_{TH}}\right)^{2}$ 

$$\frac{1}{|x|}$$
 10  $\frac{8K}{|x|} = \frac{1}{16}$ ,  $\frac{1}{|x|} = \frac{1}{|x|} \frac{$ 

$$\left(\frac{\Gamma}{m}\right)^{\frac{1}{2}} = \frac{5}{10}$$

$$\left(\frac{W}{L}\right)8 = \frac{20}{2}$$

I MARL - MARCE STORES

:. Power = Italy x DD

$$Power = |1 = 72\mu(1.8) = 1.4 \text{ m/s}$$
  
 $Power = |1 = 72\mu(1.8) = 1.4 \text{ m/s}$ 

(d) 
$$(\frac{1}{4})_{12} = \frac{250}{4}$$

$$(\frac{1}{4})_{13} = \frac{4}{4}$$


$$(\frac{1}{4})_{13} = \frac{4}{4}$$

$$(\frac{1}{4})_{14} = \frac{4}{4}$$

$$\left(\frac{\omega}{L}\right)_5 = \frac{40}{4}$$

$$\left(\frac{\omega}{L}\right)_{5} = \frac{40}{4}$$
  $3mL = \sqrt{2I_{b}} \frac{\omega}{L} \mu_{\Pi} cox$ 

At node Y: Cy = Cop4 + Cop2 (1+ XVI) + Cop5 + Cop5 (1+Av2) (e) At rode out: Cout = CGD5 (1+ 1/4) + CGD8  $= 4(0.2) + 250(0.2) + 40(4) \frac{2}{3}(12) + 40(0.2)(1+6.96)$   $= 4(0.2) + 250(0.2) + 40(4) \frac{2}{3}(12) + 40(0.2)(1+6.96)$  = 1.39 pt. = 40(0.2) + 20(0.2) = 124Ry= 102 /104 = 29.33k (from (d)) Rout = 65/168 = 7.3K (from (d)) (3) : \$\$\forall py=\frac{1}{2\pi(29.33k)1.39p} = 3.9 Whz. fpout = 2TT (7.3K) 12ft = 1.826/2. fpy is the dominant pole



(i) boin of CE is negative and therefore the tre terminal of amp. is used.

(ii) Gain of Et is positive and therefore the -ve terminal of comp. is use!

Both we to fredbook.

(6) Vollage in, current out:

: transconductance amplifier

(c) Ideal transconductance amplifier has high input impedance and high output impedance

: topology (i) common source is preferable as higher of impedance.

(d) 
$$V_{in}$$

$$\begin{array}{c}
\overline{V_{in}} \\
\overline{V_{in}}$$

(e) Feedback factor (x) takes 'out as it input only gives 1/4 as its old (429)

: loop gain = &xK

= 9m2 A1 Rm

(h) Row (closed-loop) = (Rm + To2)(14 8m2A1Rm)

(i) \* Note: this section cannot be solved as Ic and VA are not given.  $\Rightarrow$  if c=20mh g  $gm=\frac{1c}{VT}$  and  $c=\frac{VA}{1c}$   $\Rightarrow \frac{i\omega J}{VW}=\frac{1}{10}S$  $ightarrow = \frac{1}{10}S$