Paper Number(s): E2.2

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2000

EEE PART II: M.Eng., B.Eng. and ACGI

ANALOGUE ELECTRONICS II

Tuesday, 6 June 2000, 2:00 pm

There are FIVE questions on this paper.

Answer THREE questions.

All questions carry equal marks.

Time allowed: 2:00 hours

Corrected Copy

as

Examiners: Prof C. Toumazou, Dr C. Papavassiliou

1. The approximate large signal model of the MOSFET can be represented by

$$I_{\rm D} = (KW/L)[(V_{\rm GS} - V_{\rm T}) - (V_{\rm DS}/2)]V_{\rm DS}(1 + \lambda V_{\rm DS}).$$

Under what operating conditions does the MOSFET exhibit a square-law between I_D and V_{GS} ? Derive this square law relationship from the above expression.

Figure 1 shows a single-stage inverting CMOS voltage amplifier. Sketch a typical large signal voltage gain transfer characteristic of the amplifier. Identify clearly on your curve the particular operating mode of each transistor when V_{in} is increased from 0V to V_{DD} . In particular identify the region and operating conditions for the highest, linear voltage gain of the amplifier.

Assuming operation in the linear high gain region, calculate the voltage gain of the amplifier of $Figure\ 1$ given that V_{bias} is 2 volts.

The CMOS process has the following parameters:

NMOS	<u>PMOS</u>
$\overline{K_N} = 20 \mu\text{A/V}^2$	$K_p = 10 \mu\text{A/V}^2$
$\lambda_{\rm N} = 0.01$	$\lambda_{\rm p}=0.02$
$VT_N = 2V$	$VT_p = -2V$

Assume the process has a fixed transistor length L=10 μm and that the width of the NMOS transistor is $W_1=40~\mu m$, and for the PMOS transistor $W_2=20~\mu m$. You may also assume that the DC value of V_{in} is appropriate for correctly biasing the amplifier.





Figure 1

2. The circuit of Figure 2(a) is a typical common-emitter amplifier. Sketch and label the small signal high frequency hybrid Π model of the amplifier. Apply Miller's theorem to derive approximate expressions for the amplifier's small signal voltage gain and input -3dB bandwidth. Clearly state any assumptions you make. Assume all a.c. coupling capacitors are short-circuits at the frequency of interest.

Transistor data:
$$\beta = 100 \qquad E_a = 100 \; V \qquad \qquad r_{b'b} = 50 \; \Omega \qquad \qquad C_{b'c} = 2 \; pF$$

where β is the current gain (also known as h_{fe}), E_a is the Early voltage, $r_{b'b}$ is the base spreading resistance and $C_{b'c}$ is the reverse-biased collector-base junction capacitance.

A graph of transition frequency F_T versus collector current for the transistor is shown in *Figure 2(b)*. You may assume that the thermal voltage V_T of the transistor is 26 mV, and $V_{BE} = 0.6$ V.






Figure 2(b)

Page 2 of 6

3. Figure 3(a) shows a single-stage inverting CMOS voltage amplifier, and Figure 3(b) is a corresponding high frequency small signal macromodel of the amplifier.

The CMOS process has the following parameters:

<u>NMOS</u>	<u>PMOS</u>
$K_N = 20 \mu A/V^2$	$K_p = 10 \mu A/V^2$
$\lambda_{N} = 0.01$	$\lambda_{\rm p} = 0.02$
$VT_N = +2V$	$VT_p = -2V$
$Cgd_N = 0.02 pF$	$Cgd_p = 0.02 pF$
$Cbd_N = 0.05 pF$	$Cbd_p^r = 0.01 pF$

Assume the process has a fixed transistor length $L=10~\mu m$ and that the width for the NMOS transistor is $W_1=50~\mu m$, and for the PMOS transistor $W_2=100~\mu m$. You may also assume that the d.c. value of V_{in} is appropriate for correctly biasing transistor M_1 .

By inspection of the amplifier of Figure 3(a) calculate values of all the small signal parameters shown in the macromodel of Figure 3(b), and then use the model to calculate the small signal bandwidth of the amplifier. Assume an Oxide Capacitance $C_{\rm OX}=3.5 \times 10^{-4} \, {\rm pF/\mu m^2}$ and an amplifier load capacitance $C_{\rm L}=0.05 \, {\rm pF}$. Assume also that the amplifier approximates a single dominant pole response up to its unity-gain frequency.




Figure 3(a)





Figure 3(b)

4. Figure 4 shows two bipolar current-mirrors. Briefly explain the operation of each current-mirror, identifying all sources of error contributing to current transfer inaccuracy.

Assuming identical transistor current gain β for each device, prove that the finite beta error for the current-mirror of Figure 4(b) is approximately $2/\beta^2$ and qualitatively explain how the action of negative feedback increases the output resistance of this current-mirror compared with the current-mirror of Figure 4(a).



5. Briefly explain what is meant by the following terms when used in analogue circuit design: -

bootstrapping cascoding phase-margin

Figure 5 shows a single-stage inverting CMOS voltage amplifier. Using simplified models for each FET prove that the output conductance, gout, of the amplifier operating in saturation is given by

$$gout = [(go1 go2/gm2) + go3]$$

stating clearly any assumptions you make.

Calculate the maximum positive and negative output swing of the amplifier. Finally, what is meant by the body effect in CMOS circuits?

Up not specified Verbal correction at = 3:30 pm





Figure 5

2000 (ondition les square-laws is (Vas-UT) vorve. - VDS ≥ (VgS-VT) - 19 South Id = tw. (Well) VIN LOI (mode), Q2-set. Load Charactersha resion. Resion by monumin small yord son. To calculate voltage Gari => Vgsa=-3v, UT = 121 => Id= B= KW = \$x10 A A= - 8m Rout= - 8m. / (501+902) = - 2 \\ \begin{align*}
& \text{Iq} \(\(\) \\ \\ \\ \) 8m1= 4x10-4s ·. A= 2x10-4/(\$x10-5)(0.03) $A = -66.66 \times 2 = 133$

Andogue Exam



EZ.Z

P2 (ont

Input attendahen VTH= 8k//8k 2 0.975Vs 100+8K1/8K RTH= 100//4/2 297.5k Vo'e = 1.625k VTH = 1.625k+50+47.5 Suce UTH= 0 97545 110 = 0.894 => VO 2-147X0.894 A= -131.5

INput -3dB bordwolth (-3dB=1 Q TTRINCIN To calculate (in rights Cble from data Sheet spec ICQ1.62mA => FT= 500MHZ EZZ

2

(3) Since $f_{T} = g_{M} = 0$ (b'e=17.6pf. $2\pi ((b'e+(b'c))$ $\therefore C_{IN} = [17.6 + (1+A_{M})]2pF = 313.6pF$ (3) $R_{I} = ((R_{TH} + 59)//1.625)k \approx 135.2k$ $\therefore [f_{-3dB} = 3.75 \text{ MHz}]$

gm Vgs Blas current ID=B(NSSI-(UT))2 [VSS] 2=3V, VT = 2v =) Id= p= 12w = 5x10 A. TIN=RS=50, CIN= [(95+ (901(1+A)) (82 = 3/3Mr (0x = 3/3 [200M2-15) 3.2X10+M2/L = 0.12PF A= - on Rout = - on. / (soitson) = 2 JAID/AD(+N+JR) => [8m1= 1x10-4] ... 4= 1×10-4/(5×105) × 0.00 =-66.66(IN= 0.12 PF+ (66.66x0.02) PF ~ 1.353pF Rout= 1/(5+105x0.03) = 666kn (out= (L+ (db,+(bd2+(sd2+(1+/A)(ds, = 0.05+0.05+0.01+0.02+(1+1/66.66)0.02 2 0:15 PF. E2.2

F-3dB smaller of

fp2 or fp1

fp2 = 1 = 2.35GHz

2TTPS(12)

TOTAL

20

7412

EZ.Z

du er Simple Widler Moros

1/5

1 7 2

Si= In the Beta eror due

To base curect of Dicolly


Os. Dule eros due to

processes mancheles

behaler has tratiful

03 = AVG enor due to Easy Voltage and dellerent openha VGES.

Improved Willia Minoi



δ2 - sene as Wedler.

03 = reduced to nesour Geedbook.

JI = reduced troch negative felbh.

Of boms a nesable beallouch loop around of and Oz and reduces the anite Bela eves (and or and the mechanism his necessary Rock, Assure collector bothor of Other creases showly causary Int to necessary due to have Early out or stylet. If Intercease E2?

(5)

(ollector current of the nerconer, causary 1/2)

Vole, and Voler to nercone (Geedbook).

Some In is assumed constant them as

Ich increases That must reduce, Volet

reduces, Ich and hence To reduces

(outery the what reverse. Net result is
a constant current course.

To exhade the reduchen is hutter Beta eros,

$$Tx = \begin{pmatrix} B+1 \\ B \end{pmatrix} To , Ty = \begin{pmatrix} B \\ B+2 \end{pmatrix} Tx = \begin{pmatrix} B+1 \\ B+2 \end{pmatrix} To$$

$$\approx 1-2/\beta^2$$

Finite Beta cros hou reduced by a faller of Beta.

20

9412

EZZ

The term couned for the schedom when the two sides of an impedence admittence are held at the same potential (a.c.) so that potential across impedence = 0. Simulater him impedence. As one side moves up by differ the other side hollows here tem bookapping.

3) - bookapping, Jux ~ Oux x

(as codvig

Le carcode

(ascodingensines collection-emiller).

Ly drain-source voltage almost.

Carlot word soughous is orghout some

enough output correct stays warraty costest enough my output resistance. Also since worked was so washen across (i municiped, 'C' can charge up alot factor hence du/dh uccored and so dominat hime constant is reduced. When FET argular dominant pole is at the output so the phase major improved. With a BIT the dominant pole is at the output a BIT the dominant pole is at the apply gan-backwater rather broken since gan of cropher set by load and hesconductors seen.

(3)

901

gow = I/1/0+ I2/10= I1/10+903 110/12

Q.S

Cont

Equelons

II= - 8m2 V, + (Vo-V) Soz

II = -8m2V, + (vogoz) - 502V,

... I. [1+ (sm2+g02)) = Vo goz

Assumms 8m2>> 302 ad 8m (90>>)

then II (<u>m2</u>) = V0 g02

To = Sor Soi = Jout = Sorgor +go3

Body Elect

The moster is a 4-ternant desice

9 JoB Substitute / Body of Device.

Paroble suchas (PM) erust behoven Body and Chemel. Sit mate Should be comeded to more rejetus pokuhalitan source.

UBS volter is general in UT and is Aferred to an the Body effect.

VT= UTO + & [JABB +20F - J20F]

120/12