(1) (a) The gain-bandwidth product (GBW) is defined as GBW = Ao x 8g where: Ao is the open-loop gain fg is the -3dB frequency (bandwidth). At The GBW product remains constant in closed-loop. +if GBW=15MHz \rightarrow Gain (Q 15mH) loouHz) = $\frac{15000}{100}$ = 150-5 = 43.5dB (6) (1) Rout = [RD+ ro3 |1/02 |11/0m2] 11/01 (ii) Rout = Rc 11 [9m1501 (\frac{1}{9m2} 11502 11511 211512) + 501 + (\frac{9m2}{9m2} 11502 11512 11512)] Assuming 'Igm << 10 and 9 > (i) Road = (RD + 1/9m2) 11101 (ii) Rout = Re11[9m101(\frac{1}{2me} 11/11/11/12) + 101 + (\frac{1}{2me} 11/11/16/12) (c) (i) Vout = 9m2Rowl = 2m2[(RD+ 1/2m2)] [11/0] (ii) Voit = - Rest Roat - Re (emitter degen. gin) -> \(\frac{1}{\sim} = -\frac{\lambda}{\frac{1}{mn}} + \frac{1}{\sim} \) (if \(\lambda = \infty\) (d) CLD vout

Vin Hym, In C.S. complifier shape, (as appears between input and output (i.e it is a floating capacitor) and therefore compt be analysed easily. Millers theorem can be used to split this into two grounded capacitar Such than input and output nodes can be analysed seperately. In general, Millers Heorem states (for capacitous) $V_1 \xrightarrow{\int_{\mathbb{R}^2} V_2} V_2 \longrightarrow V_1 \xrightarrow{\int_{\mathbb{R}^2} (1+\frac{1}{h_1}) C_1} V_2$

(e) The most appropriate amplifier stage to use as a voltage buffer is the source follower (or emitter follower for BJT). This has a high imput impedance and low output impedance which is ideal when used as a voltage buffer.

(f) The "body effect" represents the dependence of the Moster threshold voltage (VTH) on the source-body (or source-bolk) bias, i.e VSB.


The expression for this is: $V_{TH} = V_{TB} + 8 \left(\sqrt{V_{SB} - 2\phi} - \sqrt{2\phi} \right)$ where: V_{TB} is the zero V_{SB} value of threshold voltage 8 is the body effect parameter 2ϕ is the surface potential parameter.

In amplifier design, the body effect can be eliminated by ensuring VSB=Ø. for transistors with source terminals not connected to power supply rails (i.e. VDD for Pmos and VSS for Wmos), Pmos devices are preferable. This is because they are fabricated within an "isolated" n-well and therefore is a true 4-terminal device (Nmos devices have a shared body contact — the substrate).

(9) 2 challenges:

- (1) passive components have limited range of values on-chip, particular. large values, eg resistors < IMAR, capacitors < Inf, etc.
- (2) Protohyping 10's take several months (at the very least) to complete and fabricate a design whereas discretes (eg. PCBIS) can be developed in days weeks. Also with 10's there is no flexibility for modification once fabricated.
- (3) Process variation In Icis component values (absolute) may vary up to 20%-eg. resistors. Discrete components however can be obtained to good tolerances -> eq. 0.1% for Resistors.

(h) The phase margin provides a measure of how much margin a design has to the point of instability.





This is defined as the difference between the phase response (when the gain) is unity and 180°.

This is important in analogue design as
this provides a method for ensuring
even robust circuit design. As design
parameters may vary (eg. due to process
variation, temperature, etc); it is
circial to design a sufficient phase
margin.

(i) common-Mode Rejection (cmR) is the ability of an amplifier to suppress/ attenuate (reject) the common mode. This can be quantified by cmRR (common-mode rejection ratio which is defined as: cmRR = Av(d.m) 1.e differential gain over common-mode gain.

It is essential that in analogue design to achieve good cmr (i.e a high cmrr) so that any noise in the power supply, for example, cannot couple through to the signal path.





where with the series of the s

and fip = Rr. (Cest Ch(1+ 1 July))

(2) (a)
$$V_{x}=0.9V$$
, $V_{y}=1mR$ and $V_{y}=0.48V$.

 $V_{y}=0.9V$, $V_{y}=1mR$ and $V_{y}=0.48V$.

 $V_{y}=0.9V$, $V_{y}=0.48V$.

 $V_{y}=0.9V$, $V_{y}=0.48V$.

 $V_{y}=0.9V$.

 $V_{y}=0.9V$, $V_{y}=0.48V$.

 $V_{y}=0.9V$.

 $V_{y}=0.48V$.

 $V_{y}=0$

Ay = GmRout Voul = 2m1 (2m3/03/01/19m5/05/07)

(d)
$$3m_1 + 10mS$$

 $|b_1 - 4| = 0.5mh$ (assuring $|a_1| = |a_2|$ and $|a_2| + |a_3|$)
 $3m_1 - 4| = \sqrt{2} I_D \mu_D (ox \frac{m}{L})$
 $= \sqrt{|m(2ao\mu) \frac{m}{L}|} \rightarrow (\frac{m}{L})_{1-4} = 2000$
 $3m_5 = \sqrt{2} I_D \mu_D (ox \frac{m}{L}) \rightarrow 20mS$
 $|cox | (n) = \frac{1}{|a_1| |a_2|} = \frac{1}{|a_2| |a_3|} = 20mS$

$$rand(n) = \frac{1}{\lambda_{1} l_{2}} = \frac{1}{0.1 \times 0.5 mR} = 20 k \Omega$$

 $rand(p) = \frac{1}{\lambda_{1} l_{2}} = \frac{1}{0.2 \times 0.5 mR} = 20 k \Omega$

(e) Need to Ensure the following: (1) T>M

2) LW is minimum (area)

3) w is sufficient for the current to be conducted.

: Select Rpdy type: Rpoly = 50 1 1

$$\left(\frac{L}{W}\right)_{1K} = \frac{l_K}{500} = 20$$

$$W = \frac{1}{2} \frac{1}{100} = \frac{0.25}{0.1} = 2.5 \mu m$$

(4) (m, and m2) differential pair - must match (most important pair) -> also mirrors: ma/m10, m1/m2/m8, m1/m5/m6 and m3/m4 3 techniques to improve modeling:

(1) Design devices with to have close proximity (small spacing)

(2) Use common certicial layout to ensure common axis of Symmetry (3) Place during devices oround the pair group to be matched to ensure

surrounding area to all devices is identical

(9) (Remomber PVT)

P=Process - Vuslla chuactistics as well as absolute value of IK residor will change with process variation: bias will also change

V= Voltage (Power Supply) - bias is ultimately derived from PS: any noise | Flockmation Will many couple through.

T=Temperature - mosser characteristics (eg. Ves/b relationship) are temp. dependent : change in temp will cause a charge in bias temperature.

In general, a designer must aim to evaporer the bies circuit such that it is mmune to PVT (as much as possible).

Wpin=277(56) Wpowd=277(105) L1=l2=0.18 pm 10=0.5 mA Vm005=474-200mV Cos = 6W Cos = 6W Cos = 6W Cos = 6W Cos = 6W

CGDZ CDB2

CGDZ CDB2

CGDZ CSB2

III III


CGGI CSB1

CGGI CSB1

 $C.W = C^{QQI} + C^{QDI} \left(1 + \frac{3ws}{3wi}\right)$ $N^{U} - \frac{1}{12} \frac{1}{w^{i}}$ $N^{Q} - \frac{1}{12} \frac{1}{w^{3}} \frac{1}{12} C^{QQ} = C^{$

$$\left(\frac{L}{L}\right)_{1} = \left(\frac{L}{L}\right)_{2} = \frac{\mu_{11}\cos(4\cos 4\pi i)^{2}}{\mu_{11}\cos(4\cos 4\pi i)^{2}} = \frac{1}{2}\frac{1}{\cos(6\cos 4\pi i)} = \frac{2}{2}\frac{1}{\cos(6\cos 4\pi i)}$$

$$K = \frac{1}{10 \text{ d}}$$



 $in (Roll(0.L) = i p_1 Rout$ $= i in (Roll(0.11(R_1+R_2))$ $in = Roll(0.11(R_1+R_2))$