Depar	tment of Computing Examinations — 2013–2014 Session Confid	lential					
	MODEL ANSWER and MARKING SCHEME						
First Examiner WL Paper Code $210 = EE2.13$							
Second	Examiner dt 10 Question   Page   out of	<b>/</b>					
Questi	on labels in left margin Mark allocations in right r	nargin					
la	adv: simple, fast disadv: rigid mapping, not exploit spatial locality	2					
Ь	total number of words = $\frac{d}{r}$ = total number of blocks tag size = $\beta$ - (log $d$ - log $\delta$ ) - log $\delta$ = $\beta$ - log $\delta$ total size = num of words $\delta$ (data size + tag size + valid bit) = $\frac{d}{r}$ (88 + ( $\beta$ - log $\delta$ ) + 1) = $\frac{d}{r}$ (87 + $\beta$ + 1 - log $\delta$ )	5					
С	adv: fetch multiple words per block: exploit spatial locality disadv: complex, slower, more complex control for write hit/miss	2					
d	Addressing (showing bit positions)    17   16   15   14	6					
by .	total number of blocks = $\frac{d}{dw}$ tag size = $\beta - \log d$ total cache size = $\frac{d}{dw}$ (88w + $\beta$ + $1 - \log d$ ) When W = 1, get same result as Part b	5					

Department of Computing Examinations - 2013 -	- 2014 Session	Confidential		
MODEL ANSWERS and MARKING SCHEME				
First Examiner: David Thomas	Second Examiner:	Wayne Luk		
Paper: C210=E2.13 - Computer Architecture	Question: 2	Page 1 of 3		

- i) Give two examples, with justification, where the MIPS instruction set simplifies compiler design and implementation, compared to a CISC ISA.
  - \* The large number of available registers to make register allocation simpler.
  - \* The uniform treatment of registers, allowing them to be used as both addresses or data.
  - \* The lack of architecture state such as flags.

## Marks:

3

- ii) Give two examples where the MIPS instruction set has been balanced towards performance or architectural simplicity, at the expense of compiler or programmer convenience.
  - \* The inability to load words at unaligned addresses.
  - \* Cannot load a full 32-bit constant in one instruction.
  - \* The separate multiply and divide registers.
  - \* Can only use a 16-bit pointer offset.

## Marks:

1

b The following code simulates a very simple processor with five instructions:

```
unsigned IM[65536], DM[65536];
   unsigned pc=0, acc=0;
 3
   while(1){
 5
     unsigned instr=IM[pc];
 6
     pc=pc+1;
 7
 8
     unsigned opcode=instr>>16, arg=instr&0xFFFF; // opcode=top 16 MSBs, argument=16 LSBs
10
     if(opcode==0){
       DM[arg]=acc;
11
12
     }else if(opcode==1){
13
       acc=DM[arg];
14
     }else if(opcode==2){
15
       acc=arg;
16
     }else if(opcode==3){
17
       acc=acc+DM[arg];
18
     }else if(opcode==4){
19
       acc=acc-DM(arg);
20
```

Departm	ent of Computing Examinations – 2013 -	2014 Session	Confidential
	MODEL ANSWERS and MAR	KING SCHEME	
First Exa	miner: David Thomas	Second Examine	r: Wayne Luk
Paper: C	210=E2.13 - Computer Architecture	Question: 2	Page 2 of 3
21 }			
i)	Describe the effect of the following two in	structions: 0x2FFFF; 0	x8000.
	first instruction sets the accumulator to 0xF ess 0x8000, so now DM[0x8000]=0xFFFI		it to
Marks:			3
ii)	What is the common name for this type of	instruction set architect	ture?
It is	an accumulator architecture.	0.55155	
Marks:			1
iii)	Suggest names and an assembly-style form	nat for the five instruction	ons.
A)	write [ADDR]		-
B)	read [ADDR]		
C)	load IMM		
D)	add [ADDR]		
E)	sub [ADDR]		ĭ
Marks:			3
iv)	Give a minimal length sequence of instruct which reads the value at address 0x2000, n to address 0x2000. If necessary, use address	nultiplies it by 15, and s	tores it
A)	read [0x2000]		44da
B)	add [0x2000]		
C)	write [0x4000]		
D)	add [0x4000]		
E)	write [0x4000]		
F)	add [0x4000]		
G)	write [0x4000]		
H)	add [0x4000]		
I)	sub [0x2000]		
1)	write [0x2000]		
Marks:			4

Department of Computing Examinations – 2013 - 2014 Session				
MODEL ANSWERS and MARKING SCHEME				
Second Exami	ner: Wayne Luk			
Question: 2	Page 3 of 3			
	KING SCHEME Second Exami			

v) Suggest a single instruction, along with code to add to the simulator, which would add data-dependent conditional branching to the processor.

The two parts carry, respectively, 30%, and 70% of the marks.