+ Exam Notes

Paper Number(s): EE2-19

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2012**

EEE Part II: MEng, BEng and ACGI

INTRODUCTION TO COMPUTER ARCHITECTURE

Friday 15 June, 2.00 pm

Corrected Copy

Time allowed: 1:30 hours

There are THREE questions on this paper.

Answer ALL questions.

All questions carry equal marks.

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible:

First Marker(s):

Clarke, T.

Second Marker(s): Demiris, Y.

Special instructions for invigilators

The sheet Exam Notes should be distributed with the Examination Paper.

Special instructions for students

The prefix 0x, or suffix (16), introduces a hexadecimal number, e.g. 0x1C0, $1C0_{(16)}$.

Unless otherwise specified negative numbers are represented in two's complement.

Unless otherwise specified machine addressing is little-endian.

The sheet Exam Notes, as published on the course web pages, is provided and contains reference material.

Answer ALL the questions.

1.

- Calculate the following values encoded as stated in a 32 bit ARM word. Write your answers in hexadecimal.
 - (i) -51.25 encoded as an IEEE 754 floating point number

[2]

(ii) -100 encoded as a two's complement signed number

[1]

(ii) 6.375 encoded as a fixed point binary number with 8 bits to the right of the binary point

[1]

- b) For each of the following 32 bit integer operations, ignoring overflow, state whether the hardware required is different when applied to signed and unsigned numbers, or identical in these two cases. If different give an example which illustrates this.
 - (i) binary addition (no carry in)
 - (ii) binary "greater than" comparison
 - (iii) multiplication with 64 bit result

[6]

c) Write three separate fragments of ARM assembly code which respectively set R1, R2, R3 to the values specified in Figure 1.1 without using multiply or divide instructions. Credit will be given for code which is compact.

[6]

d) The registers R2:R1 are used to store a two's complement signed 64 bit number, with R2 holding bits 63:32 and R1 bits 31:0. Write a fragment of code which will calculate the absolute value of this number, overwriting the original number with the result.

[4]

R1	R0 modulo 8	The remainder when R0 (interpreted as unsigned integer) is divided by 8
R2	sign(R0)	-1 if R0 < 0 otherwise 1. R0 is interpreted as two's complement signed.
R3	R0*33	Bits of the result above bit 31 are truncated

Figure 1.1

- 2. Each code fragment (a) (c) below executes with all condition codes and registers initially 0, and memory locations as in Figure 2.1. State the values in R0-R3, the condition codes, and any changed memory locations, after execution of the code fragment. Write your answers using as a template a copy of the table in Figure 2.3, deleting the example row labelled (x). Each answer must be written with register values in signed decimal (55, -31), memory location values in hexadecimal, and condition codes in binary. The example row (x) illustrates this. In Figure 2.3 n/a indicates a value which is not required.
 - a) Code as in Figure 2.2a.

[6]

b) Code as in Figure 2.2b.

[6]

c) Code as in Figure 2.2c.

[8]

Location (word)	Value
0x100	0x04030201
0x104	0x08070605
≥ 0x108	0x0

Figure 2.1. Memory locations

MOV RO, #-1 ADDCSS R1, RO,RO ADCCS R2, R2, #0 RSB R3, R0, #1 MVNS R0, #-1 MOV R3, #0x100 LDMIA R3, {R0,R1} STMED R3!, {R0} LDRB R1, [R6,#103] MOV R7, #40 MOV R0,#1 STRB R1, [R0,R7, IsI #2] LDRB R2, [R0,#0x100]!

MOV R0, #61 MOV R1, #100 SUBS R3, R0, R1, Isl #26 ADD R4, R0, R0, asr #1 ADD R5, R0, R0, Isr #1 EOR R2, R1, R0 ORRS R1, R1, R1, ror #1 (c)

Figure 2.2. Code fragments

	RO	R1	R2	R3	NZCV	Changed memory locations
(x)	0	222	-33	4	0110	Mem32[0x200]=0x23451000
(a)						n/a
(b)					n/a	
(c)						n/a

Figure 2.3. Template for answers.

- An ARM write-through cache has line (block) size 16 bytes, and contains 8 lines. You may
 assume that ARM addresses are 32 bit long, and that as normal consecutive 32 bit words
 have ARM addresses offset by 4.
 - a) Indicate the precise address bits comprising the cache select, index and tag fields.

[3]

b) Draw a block diagram of the cache hardware, indicating the width of all busses. Calculate the total storage in bits required to implement the cache, both tags and data, showing your working

[5]

- c) Initially all cache lines are invalid (V=0), and cache data is undefined. The main memory byte with address *n* is set equal to *n* modulo 256 (the least significant binary 8 bits of n). The sequence of CPU memory operations A, B, C, D in Figure 3.1 is executed consecutively from the CPU. After each CPU memory operation state:
 - (i) The (possibly null) set of byte memory locations transferred to and/or from the cache during execution of the operation.

[4]

(ii) Which cache line or lines (labelled by index) are used by the operation

[4]

(iii) Cache line data that was used at the end of the operation.


[4]

Α	READ byte 0
В	WRITE byte 1
С	WRITE byte 16
D	READ byte 129

Figure 3.1

Introduction to Computer Architecture **EXAM NOTES**

Data processing (ADD,SUB,AND,CMP,MOV, etc)



The second operand, Op2, is either a constant C or register Rm

Assume Shift=0, Rot=0, for unshifted Rm or immediate C

Data Processing Op2

ADD r0, r1, op2

MOV r0, op2

EOR r0, r1, r2, lsr #10 RSB r0, r1, r2, asr r3 ADD r0, r1, r2 MOV r0, #1 CMP r0, #-1 Examples

Op2	Conditions	Notes
Rm		r15=pc, r14=lr,r13=sp
#imm	imm = s * 2 ⁿ (0 ≤ s ≤ 255, if n is even) (0 ≤ s ≤ 127, if n is odd)	Assembler will translate negative values changing op-code as necessary Assembler will work out s,n from imm if they exist, or give error.
Rm, shift #s Rm, rrx #1	Rm, shift #s $(1 \le s \le 31)$ Rm, rrx #1 shift => lsr,lsl,asr,asl,ror	rrx always writes carry ror writes carry if S=1 shifts do not write carry
m, shift Rs	Rm, shift Rs shift => Isr,Isl,asr,asl,ror	shift Rm by no of bits equal to register Rs value (takes 2 cycles)

1 => signed overflow 1 => negative 1 => zero	AND ANDEQ EQ, ANDS S ⇒	EQ,NE, => Condition S => set status on result note position of S
Assembly	Operation	Pseudocode
AND Rd, Rn, op 2	Bitwise logical AND	Rd := Rn AND op2
EOR Rd, Rn, op 2	Bitwise logical XOR	Rd := Rn XOR op2
SUB Rd, Rn, op2	Subtract	Rd := Rn - op2
RSB Rd, Rn, op2	Reverse subtract	Rd := op2 - Rn
ADD Rd,Rn,op2	Add	Rd := Rn + ob2
NDC Rd, Rn, op2	Add with carry	Rd := Rn + ob2 + C
SBC Rd, Rn, op2	Subtract with carry	Rd := Rn op2 + C - 1
SSC Rd, Rn, op2	Reverse sub with C	Rd := op2 - Rn + C - 1
IST Rn, op2	set NZ on AND	Rn AND op2
TEQ Rn, op2	set NZ on EOR	Rn EOR op2
CMP Rn, op2	set NZCV on -	Rn - op2
CMN Rn, op2	set NZCV on +	Rn + op2
ORR Rd, Rn, op2	Bitwise logical OR	Rd := Rn OR op2
MOV Rd, op2	Move	Rd := op2
BIC Rd, Rn, op 2	Bitwise clear	Rd := Rn AND NOT op2
MVN Rd,op2	Bitwise move invert	Rd := NOT op2

Multiply in detail

 MUL, MLA were the original (32 bit LSW result) instructions

Register operands only

No constants, no shifts

 Why does it not matter whether they are signed or unsigned? Later architectures added 64 bit

results

NB d & m must be different for MUL, MLA

Rd:= (Rm*Rs)[31:0] + Rn (Rh:RI) := (Rh:RI)+Rm*Rs Rh:RI) :=(Rh:RI)+Rm*Rs Rd := (Rm*Rs)[31:0](Rh:RI) := Rm*Rs Rh:RI) := Rm*Rs unsigned multiply-acc multiply-acc (32 bit) signed multiply-acc unsigned multiply multiply (32 bit) signed multiply **ARM3** and above UMULL rl, rh, rm, rs UMLAL rl, rh, rm, rs rd,rm,rs,rn SMULL rl,rh,rm,rs SMLAL rl,rh,rm,rs rd, rm, rs MUL Z

ARM7DM core and above (64 bit multiply result)

Data transfer (to or from memory LDR,STR)

4 4 12 cond|0|1|0|PUBWL|Rn|Rd|S Rd → mem[Rn+S]

-

Shift Rm Rd ↔ mem[Rn+Rm*]

Rm* = Rm shifted left by constant (scaled)

Bit in word	•	-
n	subtract offset [Rn-S]	add offset [Rn+S]
В	Word	Byte
ب	Store	Load

P bit	W bit	address	Rn
0	0	[Rn]	Rn := Rn+S
0	-	not allowed	NB S = 0 gives Rn no change
_	0	[Rn+Rm] or [Rn+S]	no change
1	1	[Rn+Rm] or [Rn+S]	Rn := Rn+Rm or Rn := Rn+S

LDMED r13!, {r0-r4,r6,r6}; !=> write-back to address register

STMFA r13, {r2} ; no write-back

STMEQIB r2!, {r5-r12} ; note position of EQ or other condition

higher reg nos go to/from higher mem addresses

[E|F][A|D] Empty|Full, Ascending|Descending
[I|D][A|B] Increment|Decrement, After|Before

Name	Stack	Other
pre-increment load	LDMED	LDMIB
post-increment load	LDMFD	LDMIA
pre-decrement load	LDMEA	LDMDB
post-decrement load	LDMFA	LDMDA
pre-increment store	STMFA	STMIB
post-increment store	STMEA	STMIA
pre-decrement store	STMFD	STMDB
post-decrement store	STMED	STMDA

Data Transfer Instructions

LDR load word

STR store word

LDRB load byte

STRB store byte

LDREQB; NB B is after EQ condition

STREQB;

LDR r0, [r1] ; register-indirect addressing
LDR r0, [r1, #offset] ; pre-indexed addressing (base + offset)
LDR r0, [r1, #offset] ; pre-indexed, auto-indexing (base + offset + writeback)
LDR r0, [r1], #offset ; post-indexed, auto-indexing (change Rn after)
LDR r0, [r1, r2] ; register-indexed addressing (base + reg)
LDR r0, [r1, r2, IsI #shift] ; scaled register-indexed addressing (base + reg * 2shift)
LDR r0, address_label; PC relative addressing (pc+8 is read, offset calculated)
ADR r0, address_label; load PC relative address (pc+8 is read, offset calculated)

Instruction Timing

Exact instruction timing is very complex and depends in general on memory cycle times which are system dependent. The table below gives an approximate guide.

Instruction	Typical execution time (cycles)
Any instruction, with condition false	1
data processing (except register-valued shifts)	1 (+3 if Rd = R15)
data processing (register-valued shifts): MOV R1, R2, Isl R3	2 (+3 if Rd = R15)
LDR,LDRB, STR, STRB	4 (+3 more if Rd = R15)
LDM (n registers)	n+3 (+3 more if Rd = R15)
STM (n registers)	n+3
B, BL	4
Multiply	7-14

IEEE 754

	0
f	
	23 22
в	
	31 30

$$x = (-1)^{s} 2^{(e-127)} 1.f$$

s, e,f are all unsigned binary fields

f defines number	in range 1-2:	e defines binary 1.	multiplier or	divisor (e-127)
f define	in rang	e define	multipli	divisor

Status Bits	Z set	Z clear	C set	C clear	N set	N clear	V set	V clear	C set and Z clear	C clear OR Z set	N equals V	N is not equal to V	Z clear and N equals V	Z set and N not equal to V	any	none
Condition	Equal	Not equal	Unsigned ≥ (High or Same)	Unsigned < (Low)	Minus (negative)	Plus (positive or 0)	Signed overflow	No signed overflow	Unsigned > (High)	Unsigned ≤ (Low or Same)	Signed≥	Signed <	Signed >	Signed≤	Always	Never (do not use)
	EQ	NE.	CS/HS	CC/IO	Ξ	7	۸۶	۸c	Ŧ	SI	GE	5	ET	37	AL	NV
Cond	0000	1000	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111

Shadow registers

- FIQ mode: R8 R14 shadowed
- IRQ, SVC, abort, UND modes: R13 R14 shadowed
- Return from interrupt: set status bits to restore CPSR, so use SUBS to set PC equal to stored return address with offset & restore CPSR.
- R13 is SP

BL, SWI	R14 = Return address
IRQ,FIQ,UND	R14 = Return address + 4
Abort	R14 = Return address + 8

Reset Undefined instruction Software interrupt (SWI) Prefetch abort (instruction fetch memory fault) Data abort (data access memory fault) IRO (normal interrupt)			
n fetch memory fault) emory fault)	Exception	Mo de	Mode Vector address
nn fetch memory fault)	Reset	SVC	0x0000000
emory fault)	Undefinedinstruction	CND	0x00000004
~ ~ -	Software interrupt (SWI)	SVC	0x0000008
	Prefetch abort (instruction fetch memory fault		Ox0000000C
IRQ (normal interrupt)	Data abort (data access memory fault)	Abort	0x00000010
· · · · · · · · · · · · · · · · · · ·	IRQ (normal interrupt)	IRQ	0x00000018
FIQ (fast interrupt) FIQ	FIQ (fast interrupt)	FIQ	0x0000001C

Machine Instruction Overview (1)

Data processing (ADD, SUB, CMP, MOV)

Rm Rd := Rn Op Rm*	Rd := Rn Op S	Rm* = Rm with optional shift
R		
Shift	S	ase
Rd		ecial c
Rn		ALU operation nstructions are special case
do		ALU operal tructions
cond 0 0 0	- -	multiply instr

Data transfer (to or from memory LDR,STR)

Kd ← mem[Kn+/-S]	Rd ← mem[Rn+/-Rm*]	
	Rm	
0	Shift	
DZ.	ш	re, etc
2		load/sto
		Byte/word,
0 - 0 011	₸	
	-	Byte/word, load/store,

Multiple register transfer

lype RF	n Register list	
lype R	register list	,

Overview (2)

Branch B, BL, BNE, BMI	PC := PC+8+4*S
cond 1 0 1 L S	NR +8 horango of
0 L = 0 => Branch, B	pipelining.
1 L= 1 => Branch and link (R14 := PC+4), BL	
cond [1 1 0 0	
cond 1 1 0 1	coprocessor
cond 1 1 0	ווופוופרפ

Simulate hardware	interrupt: 5 is	passed to handler in swi mode
(SWI)	S	
Software Interrupt (SWI)	cond 1 1 1 1	

ASCII code

 1 1				1		0		,	C .	-	-		-
ል	-				1	0	,			,	,		
Bits	₫ -	요~	4.	٠ . b	Par.	0	-	2	33	4	5	9	7
	0	0	0	0	0	NUL	DLE	SP	0	0	Ь	•	ď
	0	0	0	-	-	SOH	DC1	_	+	Ą	ø	æ	σ
	0	0	-	0	2	STX	DC2	E	2	B	œ	۵	-
	0	0	-	-	3	EIX	ည္သ	*	3	ပ	s	υ	s
	0	-	0	0	4	EOT	DC4	es	4	۵	-	Ð	-
	0	-	0	-	S	ENO	NAK	%	5	ш	n	a)	5
	0	-	-	0	9	ACK	SYN	త	9	ı	>	+	>
	0	1	-	1	7	BEL	ETB		7	9	W	6	M
	-	0	0	0	8	BS	CAN)	8	Н	×	F	×
	-	0	0	1	6	HT	EM	•	6	_	¥		٨
	1	0	1	0	10	LF	SUB			٦	Z	·	Z
	-	0	-	-	11	5	ESC	+		¥		×	~
	-	1	0	0	12	FF	ЭJ	14	V	7	_	-	_
	-	+	0	1	13	CR	SS	-	=	N	_	Ε	_
	-	-	-	0	14	SO	RS		۸	N	٧	c	,
			-		15	15	SII	,	6	U		•	DFI

ARM (Keil) Assembler Reference

all fields are optional all fields are optional

; <comment> ; <comment>

<operands>
<operands>

<label> <directive> <label> <op-code>

111111		
DCD	c1, c2, c3,	; load memory with consecutive 32 bit words
DCB	b1, b2, b3,	; load memory with consecutive bytes
SYM EQU	TABLE + 4	; set label SYM equal to constant expression
ENTRY	≿:	; marks first instruction executed
ORG	0x1234	; load program/data at given address

constant notes	notes	
1234	Decimal	NB - course notes and questions use
0x10fc	Hex	assembler only allows 0x
2_101110 binary	binary	
,s,	Single character	Symbols are case sensitive: Loop
"cat"	Sequence of characters: LSB first	and LOOP are different Mnemonics, directives, and shift,
LABEL	Symbols are numeric constants, usually addresses	register names are case insensitive but must be all upper or lower case

Introduction to Computer Architecture - Answers 2012

All questions are compulsory, questions are weighted equally.

Answer to Question 1

Q1 is an easy question testing basic knowledge & understanding.

1. a) (i) C24D0000 [2] Common mistakes: not realising hex was required. Getting bits displaced by 1 thinking that exp field end at second hex digit (it overflows third hex digit by one. (ii) **FFFFFBC** [1] Common mistakes: not giving all initial hex digits (iii) 110.011 [1] Common mistakes: not giving binary (!). Not specifying point. b) (i) identical [2] (ii) different 1 > -1 (signed) but 1~00000001 < -1~FFFFFFF (unsigned) [2] (iii) different because -1*-1 = 1 (signed), FFFFFFFF*FFFFFF=(2^32-1)^2 =2^64-2*2^32+1 ~ FFFF0000 (unsigned, note 2^64 is lost) [2] c) AND R1, R0, 0x7 [2] CMP RO, #0 MOVGE R2, #1 **MOVLT R2, #-1** Common mistakes: using branches [2]

ADD R3, R0, R0, IsI #5

Common mistakes: ADD + MOV, not using shift.

[2]

d)

CMP R2, #0
RSBLTS R1, #0; conditional negate R1 storing carry
RSCLT R2, #0; conditional negate R2 with carry
Common mistakes: lots of people did not know how to use the carry with S instruction followed by RSC/SBC addition.

[4]

Answer to Question 2

This question tests ability to understand and analyse operation of ARM assembly code in detail. It requires accuracy and comprehensive understanding of the instructions, but is straightforward.

- (a) tests understanding of two's complement arithmetic, and condition codes
- (b) test understanding of memory addressing modes
- (c) tests understanding of logical operations Mistakes too various to identify!

Location (word)	Value
0x100	0x04030201
0x104	0x08070605
≥ 0x108	0x0

Figure 2.1. Memory locations

a)

	RO	R1	R2	R3	R4	R5	NZ CV	comments
MOV R0,#-1	-1						00 00	
ADDCSS R1,R0,R0		S					1000	not executed
ADCCS R2,R2,#0								not executed
RSB R3,R0,#1				2			-	1 - R0 = 1 - (-1)=2
MVNS R0, #-1	0	0	0	2	n/a	n/a	00 00	MVN is invert not negate

b)

	RO	R1	R2	R3	comments
MOV R3,#0x100				0x100	comments
LDMIA R3,{R0,R1}	0x04030201	0x08070605		0x108	
STMED R3!,{R0}				0x10C	push, mem[0x108] := 0x40302010
LDRB R1,[R6,#103]		0x07		000	little-endian, addr=103
MOV R7,#40					R7:=40
MOV R0,#1	1				K7:-40
STRB R1,[R0,R7,IsI #2]					addr=R0+R7*4=1+160 mem8[161]=07 or mem32[160] = 0x700 NB 160= 0xA0, 161=0xA1
LDRB R2, [R0,#0x100]!			2		NB 160= 0XAU, 161=0XA1

c)

	R0	R1	R2	R3	NZ CV	comments
MOV R0,#61	61					
MOV R1,#100		100			-	
SUBS R3,R0, R1, IsI #26				-671088579	0010	
ADD R4,R0,R0 asr #1	1					R0+R0/2
ADD R5,R0,R0 lsr #1						R0+R0*2
EOR R2,R1,R0			0x59=89			
ORRS R1,R1,R1 ror #1		0x76=118		11	0010	NZ are overwritten but don't change

Answer to Question 3

a)

Select A(3:0)

Index A(6:4)

Tag A(31:7)

Common mistakes: ignoring byte select (2 bit displacement) or not specifying all fields.

[3]

b)

must include tag registers, storage for each line, select & index field, tag field going to comparator

Total storage: 8 * (16*8 + (31-7+1)) = 8 * (128 + 25) = 153 bits

[5]

A - read[0-15], line 0, 0F0E0D0C0B0A09080706050403020100

B write[1], line 0, as above with byte 1 replaced by written data

C read[16-31], line 1, write[16], as above with MS nibble 0 replaced by 1 and byte 16 replaced by written data

D read[128-141], line 0, as above with MS nibble 0 replaced by 80.

[4+4+4]

ANSWERS