


- ① (a) The gain-bandwidth product (GBW) is defined as $GBW = A_0 \times f_g$
 where: A_0 is the open-loop gain
 f_g is the -3dB frequency (bandwidth).

SAMPLE 2
WORKED
SOLUTIONS



The GBW product remains constant in closed-loop.

if $GBW = 15 \text{ MHz} \rightarrow \text{Gain}(\omega = 100 \text{ kHz}) = \frac{15000}{100} = 150 \rightarrow 43.5 \text{ dB}$

(b) (i) $R_{out} = [R_D + r_{o3} \parallel r_{o2} \parallel 1/g_{m2}] \parallel r_{o1}$

(ii) $R_{out} = R_C \parallel [g_{m1} r_{o1} (\frac{1}{g_{m2}} \parallel r_{o2} \parallel r_{\pi 1} \parallel r_{\pi 2}) + r_{o1} + (\frac{1}{g_{m2}} \parallel r_{o2} \parallel r_{\pi 1} \parallel r_{\pi 2})]$

Assuming $1/g_m \ll r_o$ and g


\rightarrow (i) $R_{out} = (R_D + \frac{1}{g_{m2}}) \parallel r_{o1}$

(ii) $R_{out} = R_C \parallel [g_{m1} r_{o1} (\frac{1}{g_{m2}} \parallel r_{\pi 1} \parallel r_{\pi 2}) + r_{o1} + (\frac{1}{g_{m2}} \parallel r_{\pi 1} \parallel r_{\pi 2})]$

(c) (i) $\frac{V_{out}}{V_{in}} = g_{m1} R_{out} = g_{m1} [(R_D + \frac{1}{g_{m2}}) \parallel r_{o1}]$

(ii) $\frac{V_{out}}{V_{in}} = \frac{-R_{out}}{r_{o1} \parallel \frac{1}{g_{m1}} + \frac{1}{g_{m2}} \parallel r_{o2}} \cdot \frac{-R_C}{\frac{1}{g_m} + R_E}$ (emitter degen. gain)


$\rightarrow \frac{V_{out}}{V_{in}} = -\frac{R_C}{\frac{1}{g_{m1}} + \frac{1}{g_{m2}}} \quad (\text{if } r_o = \infty)$




In C.S. amplifier stage, C_0 appears between input and output (i.e. it is a floating capacitor) and therefore cannot be analysed easily.

Millers theorem can be used to split this into two grounded capacitor such that input and output nodes can be analysed separately.

In general, Millers theorem states (for capacitors)



- (e) The most appropriate amplifier stage to use as a voltage buffer is the source follower (or emitter follower for BJT). This has a high input impedance and low output impedance which is ideal when used as a voltage buffer.



$$R_{in} = \infty$$

$$R_{out} = 1/g_{m1} \parallel r_{o1} \approx 1/g_{m1}$$

- (f) The "body effect" represents the dependence of the MOSFET threshold voltage (V_{TH}) on the source-body (or source-bulk) bias, i.e. V_{SB} .

The expression for this is: $V_{TH} = V_{T0} + \gamma (\sqrt{V_{SB} + 2\phi} - \sqrt{2\phi})$

where: V_{T0} is the zero V_{SB} value of threshold voltage

γ is the body effect parameter


2ϕ is the surface potential parameter.

In amplifier design, the body effect can be eliminated by ensuring $V_{SB} = 0$. For transistors with source terminals not connected to power supply rails (i.e. V_{DD} for PMOS and V_{SS} for NMOS), PMOS devices are preferable. This is because they are fabricated within an "isolated" n-well and therefore is a true 4-terminal device (NMOS devices have a shared body contact - the substrate).

- (g) 2 challenges:

- (1) passive components have limited range of values on-chip, particularly large values, eg. resistors $< 100\Omega$, capacitors $< 1\text{pF}$, etc.
- (2) Prototyping - IC's take several months (at the very least) to complete and fabricate a design whereas discrettes (eg. PCB's) can be developed in days/weeks. Also with IC's there is no flexibility for modification once fabricated.
- (3) Process variation - In IC's component values (absolute) may vary up to 20% - eg. resistors. Discrete components however can be obtained to good tolerances \rightarrow eg. 0.1% for Resistors.
or 1%

- (h) The phase margin provides a measure of how much margin a design has to the point of instability.







This is defined as the difference between the phase response (when the gain) is unity and 180° .

This is important in analogue design as this provides a method for ensuring ~~extra~~ robust circuit design. As design parameters may vary (eg. due to process variation, temperature, etc) it is crucial to design a sufficient phase margin.

- (i) Common-Mode Rejection (CMR) is the ability of an amplifier to suppress/attenuate (reject) the common mode. This can be quantified by CMRR (common-mode rejection ratio) which is defined as: $CMRR = \frac{A_v(d.m)}{A_v(c.m)}$ i.e differential gain over common-mode gain.

It is essential that in analogue design to achieve good CMR (i.e a high CMRR) so that any noise in the power supply, for example, cannot couple through to the signal path.

(j)



where f_{hp} is defined by:

$$\frac{1}{R_G + j\omega(C_G + C_C(1 + g_m R_L))} = \frac{V_B}{V_{in}}$$

$$\text{and } f_{lp} = \frac{2\pi}{R_L \cdot (C_S + C_C(1 + \frac{1}{g_m R_L}))}$$

② (a) $V_x = 0.9V$, $I_q = 1mA$ and $(\frac{W}{L})_{5-12}$ are identical. $P = 2.25mW$.

$$P = 2.25mW = V_{DD} \times I_{total}. \quad I_{total} = I_q + I_{10} \Rightarrow I_{10} = 0.25mA$$


$$V_{GS10} = 0.9 - 1k\Omega(0.25mA) = 0.65V$$

$$(\frac{W}{L})_{10} = \frac{2I_D}{\mu_n C_{ox} (V_{GS} - V_{TH})^2} = \frac{2(0.00025)}{200\mu(0.25)^2} = 40$$

$$\rightarrow \text{for } (\frac{W}{L})_{Amos} \Rightarrow 0.9 = 2V_{GS}$$

$$\therefore (\frac{W}{L})_{Pmos} = \frac{2I_D}{\mu_p C_{ox} (V_{GS} - V_{TH})^2} = \frac{2(0.00025)}{100\mu(0.05)^2} = 2000$$

(b) Half circuit




Assuming node P is an ac gnd (for small signals)
due to symmetry \rightarrow also $m_5 = m_6 = m_7 = m_8$,
 $m_1 = m_2 = m_3 = m_4$

$$R_{out} = g_{m3}r_{o3}r_{o1} \parallel g_{m5}r_{o5}r_{o7}$$

(assuming $g_{m3}r_{o3}r_{o1} \gg r_{o1}, r_{o3}$ and
 $g_{m5}r_{o5}r_{o7} \gg r_{o5}, r_{o7}$)

(c) $G_m = g_{m1}$



$$i_{out} = g_{m1}V_{GS1}$$

$$i_{out} = g_{m1}V_{in}$$

$$G_m = \frac{i_{out}}{V_{in}} = g_{m1}$$

$$A_v = -G_m R_{out}$$

$$\frac{V_{out}}{V_{in1} - V_{in2}} = g_{m1} (g_{m3}r_{o3}r_{o1} \parallel g_{m5}r_{o5}r_{o7})$$

(d) $g_{m1-4} = 10 \text{ mS}$

$I_{D1-4} = 0.5 \text{ mA}$ (assuming $I_7 = I_8$ and $I_7 + I_8 = I_9$)

$$g_{m1-4} = \sqrt{2I_D \mu_n C_{ox} \frac{W}{L}}$$

$$= \sqrt{1 \text{ m}(200 \mu) \frac{W}{L}} \rightarrow \left(\frac{W}{L}\right)_{1-4} = 2000$$

$$g_{m5} = \sqrt{2I_D \mu_p C_{ox} \frac{W}{L}} \rightarrow 20 \text{ mS}$$

$$r_{out}(n) = \frac{1}{\lambda_n I_D} = \frac{1}{0.1 \times 0.5 \text{ mA}} = 20 \text{ k}\Omega$$

$$r_{out}(p) = \frac{1}{\lambda_p I_D} = \frac{1}{0.2 \times 0.5 \text{ A}} = 10 \text{ k}\Omega.$$

$$A_V = g_{m1} (g_{m5} r_{o5} r_{o7} \parallel g_{m3} r_{o1} r_{o2})$$

$$= 0.02 (0.02 (10 \text{ k})^2 \parallel 0.02 (20 \text{ k})^2)$$

$$= 32000$$

$$= 90.1 \text{ dB}$$

- (e) Need to ensure the following:
- ① $L > W$
 - ② LW is minimum (area)
 - ③ W is sufficient for the current to be conducted.

\therefore Select R poly type: $R_{poly} = 50 \Omega/\square$

$$\left(\frac{L}{W}\right)_{1K} = \frac{1 \text{ k}}{50 \Omega} = 20$$

$$W = \frac{I_{max}}{J_{poly}} = \frac{0.25}{0.1} = 2.5 \mu\text{m}$$

$$\therefore L = \left(\frac{L}{W}\right) \times W = 20 \times 2.5 \mu\text{m} = 50 \mu\text{m}$$

- (f) $(M_1 \text{ and } M_2)$ differential pair — must match (most important pair)
- \rightarrow also mirrors: M_9/M_{10} , $M_{12}/M_7/M_8$, $M_{11}/M_5/M_6$ and M_3/M_4

3 techniques to improve matching:

- (1) Design devices ~~not~~ to have close proximity (small spacing)
- (2) Use common centroid layout — to ensure common axis of symmetry
- (3) Place dummy devices around the pair/group to be matched to ensure ~~consistency~~ ^{active} surrounding area to all devices is identical

(9) (Remember PVT)


P = Process — V_{GS}/I_D characteristics as well as absolute value of I_K resistor will change with process variation \therefore bias will also change

V = Voltage (Power Supply) — bias is ultimately derived from PS \therefore any noise/fluctuation/drift ^{will} ~~may~~ couple through.

T = Temperature — MOSFET characteristics (eg. V_{GS}/I_D relationship) are temp. dependant \therefore change in temp will cause a change in bias temperature.

In general, a designer must aim to engineer the bias circuit such that it is immune to PVT (as much as possible).

3



$$\omega_{pin} = 2\pi(5\text{G})$$

$$\omega_{pout} = 2\pi(10\text{G})$$

$$L_1 = L_2 = 0.18\mu\text{m}$$

$$I_D = 0.5\text{mA}$$

$$V_{GS} - V_{TH} = 200\text{mV}$$

$$\lambda = 0$$

$$C_{GS} = \frac{2}{3} C_{ox} W L$$

$$C_{ox} = 12\text{fF}/\mu\text{m}^2$$


$$C_{DB} = C_{SB} \approx 0$$

$$\mu_n C_{ox} = 200\mu\text{A}/\text{V}^2$$


$$C_{GD} = C_{GW}$$

$$C_G = 0.2\text{fF}/\mu\text{m}$$

a



b



$$C_{in} = C_{GS1} + C_{GD1} \left(1 + \frac{g_{m1}}{g_{m2}}\right)$$

$$c) I_D = \frac{1}{2} \left(\frac{W}{L} \right)_1 \mu_n C_{ox} (V_{GS} - V_{TH})^2$$

$$\left(\frac{W}{L} \right)_1 = \left(\frac{W}{L} \right)_2 = \frac{2I_D}{\mu_n C_{ox} (V_{GS} - V_{TH})^2} = \frac{I_m}{200 \mu (0.2)^2} = 250$$

$$\therefore \text{If } L_1 = L_2 = 0.18 \mu\text{m} \rightarrow W_1 = W_2 = 250 \times 0.18 = 45 \mu\text{m}$$

$$g_{m1} = g_{m2} = \frac{W}{L} \mu_n C_{ox} (V_{GS} - V_{TH}) = 250 (200 \mu) (0.2) = 5 \text{ mS}$$

$$d) C_{GD1} = C_{GD2} = C_0 W = 9 \text{ fF}$$

$$C_{GS1} = C_{GS2} = \frac{2}{3} W L C_{ox} = 64.8 \text{ fF}$$

$$\omega_{pin} = 2\pi(5\text{G}) = \frac{1}{R_G C_{in}} = \frac{1}{R_G [C_{GS1} + C_{GD1} (1 + \frac{g_{m1}}{g_{m2}})]}$$

$$\Rightarrow R_G = 384 \Omega$$

$$\omega_{pout} = 2\pi(10\text{G}) = \frac{1}{R_D C_{out}} = \frac{1}{R_D C_{GD2}}$$


$$\Rightarrow R_D = 1.768 \text{ k}\Omega$$

$$\therefore A_V = -g_{m1} R_D = -8.84 \text{ (remember } \lambda = \emptyset)$$


$$\rightarrow \therefore f_o = \infty$$

e) current in, voltage out \therefore transimpedance amplifier
ideally $R_{in} = \emptyset$
 $R_{out} = \emptyset$

f) feedback network consists of R_1 , R_2 and M_2




$$K = \frac{i_k}{V_{out}} \quad (5)$$





$$i_k = V_{out} g_{m2}$$

$$= \frac{V_{out} R_2 g_{m2}}{R_1 + R_2} \Rightarrow K = + \frac{R_2 g_{m2}}{R_1 + R_2}$$



Note: $R_{in} = \frac{1}{g_{m1}} \parallel r_{o1} \parallel r_{o2}$

$R_{out} = R_D \parallel (R_1 + R_2) \parallel r_{o1}$



Since $i_{m2} = 0$
 $i_{m1} = i_{in}$

$\therefore V_{out}(o.l.) = i_{m1} R_{out}$
 $= i_{in} (R_D \parallel r_{o1} \parallel (R_1 + R_2))$

$\frac{V_{out}}{i_{in}} = R_D \parallel r_{o1} \parallel (R_1 + R_2)$

⑨ $R_{in}(cl) = \frac{R_{in}(o.l.)}{1 + A_1 K} = \frac{\frac{1}{g_{m1}} \parallel r_{o1} \parallel r_{o2}}{1 + [R_D \parallel r_{o1} \parallel (R_1 + R_2)] \left[\frac{R_2 g_{m2}}{R_1 + R_2} \right]}$

$R_{out}(cl) = \frac{R_{out}(o.l.)}{1 + A_1 K} = \frac{R_D \parallel (R_1 + R_2) \parallel r_{o1}}{1 + [R_D \parallel r_{o1} \parallel (R_1 + R_2)] \left[\frac{R_2 g_{m2}}{R_1 + R_2} \right]}$