Paper Number(s): E2.2

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2001

EEE PART II: M.Eng., B.Eng. and ACGI

ANALOGUE ELECTRONICS II

Monday, 4 June 2:00 pm

There are FIVE questions on this paper.

Answer THREE questions.

Time allowed: 2:00 hours

Corrected Copy

Examiners: Toumazou, C. and Papavassiliou, C.


1. Use the circuit of *Figure 1a* to confirm Miller's theorem by deriving expressions for the input and output admittance of the network. [6]

For the circuit of Figure 1b apply Miller's theorem to estimate the high frequency, small signal $-3 \, \text{dB}$ bandwidth of the amplifier, given the following transistor data for a collector current of $1 \, \text{mA}$:

$$\begin{split} V_{BE(\text{on})} = 660 \text{ mV} & kT/q = 26 \text{ m V at room temperature,} \\ \beta = 100 & E_a = 100 & r_{b'b} = 50 \text{ }\Omega & C_{b'c} = 2pF \\ I_S = 9.45 \text{ x } 10^{\text{-}15} \text{ A} & f_T = 430 \text{ MHz} \end{split}$$

Assume the input side of the amplifier dominates the bandwidth.

[14]






Figure 1b

2. Figure 2 shows a single-stage inverting CMOS voltage amplifier.

The CMOS process has the following parameters:

<u>NMOS</u>	<u>PMOS</u>
$K_N = 20\mu A/V^2$ $\lambda_N = 0.01$ $VT_N = +2V$	$Kp = 10\mu A/V^{2}$ $\lambda p = 0.02$ $VTp = -2V$

Given that the process has a fixed transistor gate length, show that the small signal voltage gain of the amplifier is given by

$$Av = -94.3 (W1/W2)^{1/2}$$

Where W1 and W2 are the channel widths of NMOS transistor Q1 and PMOS transistor Q2 respectively. You may assume a value of $V_{bias} = 2V$ and you may further assume that the d.c. value of V_{in} is appropriate for correctly biasing the amplifier. [15]

Finally, what is meant by the BODY EFFECT of the transistor and what precautions are taken to reduce the effect in a practical circuit such as that of Figure 2?

[5]




Figure 2

Briefly explain what is meant by the terms 'cascoding' and 'bootstrapping' when applied to CMOS amplifiers. [6]

Figure 3 shows a single-cascode, inverting CMOS amplifier. Using simplified small-signal models for each FET prove that the output conductance of the amplifier is given by:

$$g_{out} \approx [(g_{o1}g_{o2})]/g_{m2}] + [(g_{o4}g_{o3})/g_{m3})]$$

where g_o is the output conductance and g_m the transconductance of the FET. State any assumptions you make. [10]

Given that the threshold voltage of the PMOS device is -2 V, estimate the maximum positive output swing of the amplifier of Figure 3. [4]




Figure 3

4. Give two reasons why is it necessary in analogue electronics to create current –sources and current-sinks with high output resistance. [2]

Figure 4 shows the circuits of two current sources each biased appropriately with a voltage V_B . Calculate the small-signal output resistances of the current sources of Figure 4(a), and Figure 4(b), using the appropriate transistor data given below. You may assume that the current source connected to the emitter of Q1 (Figure 4(a)) and to the source of M1 (Figure 4(b)) has an incremental output resistance of 100 k Ω at a bias current of 1mA. Assume V_T , the transistor thermal voltage, is 26 mV at room temperature. [12]

Finally, sketch typical circuits of a Widlar, Cascode and Wilson current mirror and give one advantage and disadvantage of each. Explain qualitatively how the action of negative feedback in the Wilson current-mirror increases output resistance. [6]

Transistor data:

BJT: $\beta = 100 \ @ \ 1 mA$ Ea = 100V MOSFET: $\lambda = 0.02$ W/L = 10 $K_N = 20 mA/V^2$




Figure 4

5. Show how the combination of a common-emitter and common-base amplifier helps to break the conflict between voltage gain and bandwidth in a single stage amplifier. [6]

Sketch the large signal voltage gain characteristic of a MOSFET commonsource amplifier with active load. Describe the various regions of the curve, in particular, the region best suited for linear analogue amplification. [4]

Explain why the small signal voltage gain of the FET in saturation increases if the drain current is reduced. [2]


Sketch a suitable single-stage CMOS voltage amplifier which will give a bandwidth BW of

BW =
$$[(g_{o1}g_{o2}/g_{m2}) + g_{o3}]/[2\pi C_L]$$

where go is device output conductance and C_L is the effective amplifier load capacitance. Assume all devices are operating in the high gain saturation region and the amplifiers bandwidth is dominated by the output of the amplifier. [3]

Finally, comment on the amplifiers phase margin and show how it is effected by a reduction in load capacitance C_L . [5]

Page 5 of 5 E2.2



E2.2

To calculate I (Q = I SOCP[VBEEON/V] · 8m = (126)s, rce = 100 Kn B/m = 2.6k, 5116=50 Bordwalter due to ups 10 = 1/2TT RINCIN => RIN= (PS+10)/13/00 = 100//2.6 kn = 96 CIN= (b'e+(b'c(1+M) -> 2+37pF - (4) A = Vo/Vb'e 2 8mRL', RL'=rce//PL = 6k//100k A= -27.7 => Reque Cb18 man PT = m/27 ((b'e+(b'c) -(4) So Ch'e carbe extracted an 12.23pF ad so Cin = 449.6pF 6. T. P. = 3.69 MHz. / -(2) 20/20

page 2 of 13

Av= -8m./(901+502) $8m = 2\sqrt{\beta \cdot To} \quad \left(Av = -2\sqrt{\beta}\right)$ (901+502) = (41+42)To) (4+42)ToSince ID= 132 (148121-47)? Hen Au= - 2 TB: [V94-1V7]

Since Ubias=2v / [V95]=3v => (USS-V+)=IV Au- $\frac{-2}{6.03}\sqrt{2}\frac{w_1}{w_2}$ Assuming L $-94.3 \left(\frac{W_1}{W_2}\right)^2 - 3$ Body ellest The MOSFET 13 a four term not deorgo 90 B Substrate / Body of Device Parable junctions (PN) erabt between Body and Chanel and so submake should be comeded moe regative than source in n-chancel and mal positione source of P-channel

Vbs voltage in serested in Vand in referred to an the Body effect. VT= V-0+ dV-VBS+29F-J29F - (5)

paged of 13

10/04/2001 30:01

Quechen 3

CASCOR

CASCOR

CASCOR

CONTRANDOS

CONTRANTOS

CONTRAN

The uput miller capitalist (of) (1) reducted from Cini: (1+ 9m re) (2) to Cini 2 2 (where 8mre 8mre) (3) we open cure work of Seun of TI and we assurphen in that 8mi=8mi?. The output resordered of the Cascoded desice and mercuen since the drawn curent of TI stays almost control of Control cure south of TI stays almost control couput souther in output souther. — (3)

Booknapping

Analogue posthapping

is a rectnique

is a rectnique

ensure wet both

and of a desice

Some potution teaming in theoretically zero accurate though the device and them was high purpose restrictions. The teamings in surents went to creak high quality when some in the creak high quality when the cre

V Hra Hra Hr

10/04/2001 00:31

Ta Boosmapper TI by enough that the Source and drawn of TI are hold at the same potential

Canda we topton half of Frome 3

- 8m2 / Goi. Soz)

Thu can be derived

 $To = -8m_2 V \times + (0 - V \times) + 0$

sure @ ohn @ ever.
The chose teast

Since the hop-half wir over a similar territ, then it can similar be shown that a con should be shown that

Page 6 of 13

In terms of Gout

Usen Gout 1 = Got + Gors

= [901902 + 903904]

Ema Graz

Assure Viveo, draw output. - (10)

Outot Swins Vso(4) = (Vss-IVH) (on (a)) Vso(4) = (4-2) = &VSource of Q3 = &V Vso(3) = &VVso(3) = (3-2) = IV

Munim voltge cross a 3 ad ly = 3 v ° nacumm some = (0-3) = 7 yours Assume equal syse devices.

Toron do

4/. Man reason for creating curet sources and current sortes

- · Ityn som cophber stayen
 - Precuren curet mus
 - · 1 the resorderes wire mund show
 - · Large and with low pour supery

007007 resultre


Page 8 of 13

5-5


= 2.6315km Ea/ImA)a 9.73 Mm 46) rds Some result on BIT hout= Vo/lo = 8mrde (100k), sucerobias Rowl= 18m/(1ID) (100k) on= 2/3ID => B= FCW ~ 6.32 x10-4 Rout= 3, 162 MB.

Page 90/ 13


E 22



Qu 5/



The EB complete when used an a coment-bollower (know in adout)
well work up to the fet of the honsender,
No Mules capacitorie al noss gan stage
if he sulhicentry high then Badwalk
is dominated by You and [(be+(bc))




Thun mule sein 2 2 and in constant.


A = 8mRL > set vidependeds of Badwarden delemned by [2CbC+Cbe]

Page 11 cf 13






E2.2



Bondwidten dominated by out put pale. fp.

A JAds



As CLireduced, Aprinceases and approaches has reduced phase deflorence between 180° and muty san Phase

€ 2.7