

IC设计-第一次作业


刘沁雨 2021211039

1.

RTL代码

```
1 module hw_1_1 (  
2     input  p1,p2,p3,  
3     output res  
4 );  
5 assign res = (p1&p2)|(p2&p3)|(p1&p3);  
6  
7 endmodule
```

原理图




2.

RTL代码

```
1 module hw_1_2(  
2     input a,b,c,d,  
3     output res  
4 );  
5 wire res_1,res_2;  
6 assign res_1 = ~(a&b&d);  
7 assign res_2 = ~(c&d);  
8 assign res = ~(res_1&res_2);  
9  
10 endmodule
```

原理图




3.

RTL代码

```

1 module hw_1_3(
2     input      [2:0]abc,en,
3     output reg [2:0]abc_out
4 );
5 always@(abc or en)
6     if(!en)
7         abc_out = 3'b0;
8     else
9         abc_out = abc;
10 endmodule
  
```

原理图



4.

RTL代码

```

1 module hw_1_4 (
2     input      [15:0]temp_code,
3     output reg [7:0]bcd_code
  
```

```

4 );
5
6 always@(temp_code)
7 begin
8     case(temp_code)
9         16'b0000_0000_0000_0000: bcd_code = 8'b0000_0000;
10        16'b0000_0000_0000_0001: bcd_code = 8'b0000_0001;
11        16'b0000_0000_0000_0011: bcd_code = 8'b0000_0010;
12        16'b0000_0000_0000_0111: bcd_code = 8'b0000_0011; //3
13
14        16'b0000_0000_0000_1111: bcd_code = 8'b0000_0100;
15        16'b0000_0000_0001_1111: bcd_code = 8'b0000_0101;
16        16'b0000_0000_0011_1111: bcd_code = 8'b0000_0110;
17        16'b0000_0000_0111_1111: bcd_code = 8'b0000_0111; //7
18
19        16'b0000_0000_1111_1111: bcd_code = 8'b0000_1000;
20        16'b0000_0001_1111_1111: bcd_code = 8'b0000_1001;
21        16'b0000_0011_1111_1111: bcd_code = 8'b0001_0000;
22        16'b0000_0111_1111_1111: bcd_code = 8'b0001_0001; //11
23
24        16'b0000_1111_1111_1111: bcd_code = 8'b0001_0010;
25        16'b0001_1111_1111_1111: bcd_code = 8'b0001_0011;
26        16'b0011_1111_1111_1111: bcd_code = 8'b0001_0100;
27        16'b0111_1111_1111_1111: bcd_code = 8'b0001_0101; //15
28
29        16'b1111_1111_1111_1111: bcd_code = 8'b0001_0110; //16
30        default: bcd_code = 8'b1111_1111;
31    endcase
32 end
33 endmodule

```

直接16位转8位的编码器比较好写，但不好画出原理图，于是重新想了个新的用门电路搭的逻辑。

因为热码的空状态比较多，比如前三位一直保持为0，刚好可以去掉很多无关项，仅适用此题，没有拓展性。





RTL代码

```

1 module hw_1_4_2 (
2     input    [15:0]I,
3     output   [7:0]O
4 );
5     assign O[7] = 0;
6     assign O[6] = 0;
7     assign O[5] = 0;
8     assign O[4] = I[9];
9     assign O[3] = ~I[9]&I[7];
10    assign O[2] = ( ~I[7]&I[3] | I[13] );
11    assign O[1] = ( (~I[3]&I[1]) | (~I[7]&I[5]) | ~(I[13]&I[11]) | I[16] );
12    assign O[0] = ((~I[15]&I[14])|(~I[13]&I[12])| (~I[11]&I[10])|
13    (~I[9]&I[8])
14    | (~I[7]&I[6]) | (~I[5]&I[4]) | (~I[3]&I[2]) |
15    (~I[1]&I[0]) );
16 endmodule

```

$I[9] \text{ --- } O[4]$



5.

RTL代码

```
1 module hw_1_5 (  
2     input      [15:0] true_code,  
3     output reg [15:0] comp_code  
4 );  
5     always@(true_code)  
6     begin  
7         if(true_code > 16'b0111_1111_1111_1111)  
8             comp_code = ~true_code + 16'b0000_0000_0000_0001;  
9         else  
10            comp_code = true_code;  
11     end  
12 endmodule
```

原理图

