# IC设计-第一次作业

刘沁雨 2021211039


## 1.

RTL代码

```
module hw_1_1 (
    input p1,p2,p3,
    output res

input
```


#### 原理图



# 2.

RTL代码

```
1  module hw_1_2(
2    input a,b,c,d,
3    output res
4  );
5  wire res_1,res_2;
6  assign res_1 = ~(a&b&d);
7  assign res_2 = ~(c&d);
8  assign res = ~(res_1&res_2);
9
10  endmodule
```




# 3.

## RTL代码

```
module hw_1_3(
2
        input [2:0]abc,en,
3
        output reg [2:0]abc_out
4);
   always@(abc or en)
       if(!en)
6
7
           abc_out = 3'b0;
8
       else
9
           abc_out = abc;
10 endmodule
```

#### 原理图



# 4.

## RTL代码

```
1 module hw_1_4 (
2 input [15:0]temp_code,
3 output reg [7:0]bcd_code
```

```
4
    );
 5
    always@(temp_code)
 6
7
    begin
8
        case(temp_code)
9
            16'b0000_0000_0000_0000: bcd_code = 8'b0000_0000;
10
            16'b0000_0000_0000_0001: bcd_code = 8'b0000_0001;
            16'b0000_0000_0000_0011: bcd_code = 8'b0000_0010;
11
            16'b0000_0000_0000_0111: bcd_code = 8'b0000_0011;//3
12
13
14
            16'b0000_0000_0000_1111: bcd_code = 8'b0000_0100;
15
            16'b0000_0000_0001_1111: bcd_code = 8'b0000_0101;
16
            16'b0000_0000_0011_1111: bcd_code = 8'b0000_0110;
            16'b0000_0000_0111_1111: bcd_code = 8'b0000_0111;//7
17
18
19
            16'b0000_0000_1111_1111: bcd_code = 8'b0000_1000;
20
            16'b0000_0001_1111_1111: bcd_code = 8'b0000_1001;
21
            16'b0000_0011_1111_1111: bcd_code = 8'b0001_0000;
            16'b0000_0111_1111_1111: bcd_code = 8'b0001_0001;//11
22
23
            16'b0000_1111_1111_1111: bcd_code = 8'b0001_0010;
24
25
            16'b0001_1111_1111: bcd_code = 8'b0001_0011;
26
            16'b0011_1111_1111: bcd_code = 8'b0001_0100;
            16'b0111_1111_1111: bcd_code = 8'b0001_0101;//15
27
28
29
            16'b1111_1111_1111: bcd_code = 8'b0001_0110;//16
30
            default: bcd_code = 8'b1111_1111;
31
        endcase
32
    end
    endmodule
```


直接16位转8位的编码器比较好写,但不好画出原理图,于是重新想了个新的用门电路搭的逻辑。


因为热码的空状态比较多,比如前三位一直保持为0,刚好可以去掉很多无关项,仅适用此题,没有拓展性。


RTL代码


```
1
   module hw_1_4_2 (
2
                 [15:0]I,
       input
 3
       output
                   [7:0]0
4
   );
5
       assign O[7] = 0;
6
       assign O[6] = 0;
7
       assign O[5] = 0;
8
       assign O[4] = I[9];
9
       assign O[3] = \sim I[9]\&I[7];
       assign O[2] = ( \sim I[7]\&I[3] | I[13] );
10
11
       12
       assign O[0] = ((\sim I[15]\&I[14])|(\sim I[13]\&I[12])|(\sim I[11]\&I[10])|
    (~I[9]&I[8])
13
                    | (~I[7]&I[6]) | (~I[5]&I[4]) | (~I[3]&I[2]) |
    (~I[1]&I[0]));
14
   endmodule
```











## RTL代码

```
module hw_1_5 (
                [15:0]true_code,
2
        input
3
        output reg [15:0]comp_code
4
   );
5
        always@(true_code)
6
        begin
7
            if(true_code > 16'b0111_1111_1111_1111)
8
                comp_code = ~true_code + 16'b0000_0000_0000_0001;
9
            else
10
                comp_code = true_code;
11
        end
    endmodule
```

#### 原理图

