

IC设计-HW_2

2021211039 刘沁雨


hw_2_1

源代码


```
1  module hw_2_1 (  
2      input CLK,RESET,  
3      output CLK_1,CLK_2  
4  );  
5      reg clk_1,clk_2;  
6      reg [3:0]counter;  
7  
8      assign CLK_1 = clk_1;  
9      assign CLK_2 = clk_2;  
10  
11     //5M  
12     always@(posedge CLK)  
13     begin  
14         if(RESET)  
15             clk_1 <= 0;  
16         else  
17             clk_1 <= ~clk_1;  
18     end  
19  
20     //500k  
21     always @(posedge CLK) begin  
22         if(RESET | counter == 9)  
23             counter <= 0;  
24         else  
25             counter <= counter +1;  
26     end  
27  
28     always @(posedge CLK) begin  
29         if(RESET)  
30             clk_2 <= 0;  
31         else if(counter == 9)  
32             clk_2 <= ~clk_2;  
33         else  
34             clk_2 <= clk_2;  
35     end  
36 endmodule
```

原理图

十进制计数器部分没有展开画，用RTL实现是用4个D触发器串联并通过外接门电路来实现计数功能，并用几个逻辑门把等于9时的进位信号引出，展开略为复杂。



仿真结果



hw_2_2

代码

```

1  `timescale 1ns/1ns
2  //series data detector
3  module hw_2_2 (
4      input DATA_IN,CLK,RST,
5      output SIG_OUT
6  );
7      reg [1:0] state, state_next;
8      reg sig_out;
9
10     parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
11     assign SIG_OUT = sig_out;
12
13     always @(posedge CLK) begin
14         if(RST)
15             sig_out <= 0;
16         else if(state == s3 && state_next == s3)
17             sig_out <= 1;
18         else


```

```


19     sig_out <= 0;
20 end
21
22 always@(posedge CLK) begin
23     if(RST)
24         state <= 0;
25     else
26         state <= state_next;
27 end
28
29 always @(*) begin
30     if(RST)
31         state_next = 0;
32     else begin
33         case (state)
34             s0: if(!DATA_IN) state_next = s0; else state_next = s1;
35             s1: if(!DATA_IN) state_next = s0; else state_next = s2;
36             s2: if(!DATA_IN) state_next = s0; else state_next = s3;
37             s3: if(!DATA_IN) state_next = s0; else state_next = s3;
38             default: state_next = state_next;
39         endcase
40     end
41 end
42 endmodule

```


状态转换图



RTL原理图



仿真结果



hw_2_3

利用循环移位寄存器实现

代码


```

1  //data array generator 0100_1011_001
2  module hw_2_3(
3      input CLK,RST,
4      output SEQ_OUT
5  );
6      reg [10:0] sequence ;
7      wire seq_out;
8
9      assign SEQ_OUT = seq_out;
10     always@(posedge CLK)
11     begin
12         if(RST)
13             sequence <= 11'b0100_1011_001;
14         else
15             sequence <= {sequence[9:0],sequence[10]};
16     end
17     assign seq_out = sequence[10];
18 endmodule
19

```

原理图

RESET 时并行赋值



仿真结果

