# Electronic Circuits Chapter 3: Multistage Amplifier and Differential Amplifier

Dr. Dung Trinh


#### Content

Introduction **Cascade Configuration Cascode Configuration Darlington Configuration** Differential Amplifier

Dr. Dung Trinh HCMUT / 2017


#### Introduction

In most applications, a single transistor amplifier will not be able to meet the combined specifications of a given amplification factor, input resistance, and output resistance.




A generalized three-stage amplifier

Name	BJT		Community
	1 <sup>st</sup> stage	2 <sup>nd</sup> stage	Comments
Voltage Amp	CE	CE	High Voltage Gain
Cascode	CE	СВ	High bandwidth
Op-Amp	CE	СС	High Zin low Zout
Current buffer	СВ	СС	Higher Zout than CB/CG
Current buffer	СВ	CE	
Not common	СВ	СВ	
Not common	СС	CE	
Differential Amp	CC		High voltage gain and BW.
Darlington	СС	СС	High current gain



A two-stage common-emitter amplifier in a cascade configuration with npn and pnp transistors


Two stage common-emitter amplifier in a cascade configuration: small signal equivalent circuit.



- ❖ Input resistance:  $R_{in} = R_1 \parallel R_2 \parallel r_{\pi 1}$
- ❖ Small signal voltage gain:

$$A_{v} = g_{m2}(R_{2} \parallel R_{L})g_{m1}(R_{C1} \parallel r_{\pi 2}) \frac{R_{1} \parallel R_{2}}{R_{1} \parallel R_{2} + R_{s}}$$

**Example 1:** Determine the small-signal voltage gain of the following multi-transistor circuit:



$$I_{col} = 2.54 \text{ mA}$$

$$I_{CO2} = 1.18 \text{ mA}$$

$$V_{C1} = -0.82 \text{ V}$$

$$V_{FCO1} = 1.10 \text{ V}$$


$$V_{CFO2} = 1.79 \text{ V}$$

$$G_V = 4790$$


Dr. Dung Trinh HCMUT / 2017

## Cascade Configuration

**Example 1:** Determine the small-signal voltage gain of the following multi-transistor circuit:




**Example 1:** Determine the small-signal voltage gain of the following multi-transistor circuit:



**Example 2:** Consider the circuit shown in the following figure. The transistor parameters are  $k_{n1}=0.5mA/V^2$ ,  $k_{n2}=0.2mA/V^2$  and  $V_{TN1}=V_{TN2}=1.2V$ . The Q point is:  $I_{D1}=0.2mA$ ,  $I_{D2}=0.5mA$ .


Determine the small-signal voltage gain of a multistage cascade circuit.



$$G_{v} = -6.14$$

**Exercise 1:** Consider the circuit shown in the following figure. The transistor parameters are  $\beta = 125$ ,  $V_{BE}(on) = 0.7V$ 

- a. Determine the small-signal voltage gain of the multistage cascade circuit.
- b. Determine the input resistance and output resistance.




$$G_{y} = -17.7$$

$$R_{in} = 4.76 \text{ k}\Omega$$

$$R_o = 43.7 \Omega$$

Dr. Dung Trinh
HCMUT / 2017

#### Cascode Configuration




Cascode Amplifier

- ❖ In cascode configuration, a Common-Emitter (or Common-Source) amplifier drives a Common-Base (or Common-Gate) amplifier.
- The input capacitance of CE amplifier is small because the voltage gain of Q1 is small (near unity) which means the Miller capacitance is minimized.
- ❖ The CE stage increases the input impedance of the CB stage.
- The voltage gain is achieve in the Common-Base stage.

HCMUT / 2017


#### Cascode Configuration



The small-signal equivalent circuit

Dr. Dung Trinh
HCMUT / 2017

#### Cascode Configuration




**Example 2:** Consider the circuit shown in the following figure. The transistor parameters are  $k_{n1}=0.8mA/V^2$ ,  $k_{n2}=0.8mA/V^2$  and  $V_{TN1}=V_{TN2}=1.2V$ . The Q point is:  $I_{D1}=0.4mA$ ,  $I_{D2}=0.4mA$ .

Determine the small-signal voltage gain of the cascode circuit.


HCMUT / 2017

## Cascode Configuration

**PSPICE Simulation:** Use PSPICE to run simulation for the following CE-CB (cascode) amplifier. The Beta DC of Q1,Q2 are 162 and 161 respectively. The mid-band gain of the amplifier from PSPICE is 120. Validate the DC and AC analysis of the amplifier using circuit analysis? Note that Beta AC gain of Q1, Q2 are 177 and 176 respectively.



**PSPICE Simulation:** It is clear that the high-frequency (HF) 3dB cut-off frequency of the Cascode amplifier is much higher than that of the circuit in Example 1 (CE-CE Amplifier).




## Darlington Pair

- ❖ In some applications, it would be desirable to have a bipolar transistor with a much larger current gain than can normally be obtained.
- ❖ A **Darlington configuration** provides increased current gain.
- $\clubsuit$  The effective  $\beta$  of the Darlington pair is:

$$\beta_{DP} = \beta_1 \beta_2 + \beta_1 + \beta_2$$

 $\clubsuit$  Darlington pairs are often fabricated on a single chip to achieve matched  $Q_1$  and  $Q_2$  characteristics. Then:

$$\beta_{DP} = \beta^2 + 2\beta$$



A Darlington pair configuration


## Darlington Pair

❖ The effective small-signal input resistance of the Darlington pair is:

$$r_{in(DP)} = \beta_1 (r_{e1} + r_{in(base)2}) \simeq \beta_1 (r_{e1} + \beta_2 r_{e2})$$

where:

$$r_{e1} = \frac{25mV}{I_{C1}} \qquad r_{e2} = \frac{7}{4}$$




Small-signal equivalent circuit

- Note that:  $I_{E2} \simeq \beta_2 I_{E1}$ . Then:  $r_{e1} \simeq \beta_2 r_{e2}$
- **And:**  $r_{in(DP)} \simeq \beta_1(r_{e1} + \beta_2 r_{e2}) = 2r_{e2}$

## Darlington Pair


**PSPICE Simulation:** Use PSPICE to run simulation for the following CE-CC amplifier. The Beta DC gain of Q1,Q2 and Q3 are 168, 187 and 108 respectively. The mid-band gain of the amplifier from PSPICE is 26. Validate the DC and AC analysis of the amplifier using circuit analysis? Note that Beta AC gain of Q1, Q2 and Q3 are 184, 197 and 126 respectively.




## Differential Amplifier

- ❖ The input stage of every op amp is a differential amplifier.
- Less sensitive to noise and interference.


Enable to bias amplifier and connect to other stage without the use of coupling capacitors.






#### Differential Amplifier – DC Analysis

❖ Assume Q₁ and Q₂ are matched.



$$I_{E1} = I_{E2} = \frac{I_Q}{2}$$
 
$$v_{C1} = v_{C2} = V^+ - \frac{I_Q}{2} R_C$$

**❖** If  $v_{id} \neq 0$ :




$$v_{C1} = \left[ V^+ - \left( \frac{I_{CQ}}{2} + \Delta I \right) R_C \right]$$

$$v_{C2} = \left[ V^+ - \left( \frac{I_{CQ}}{2} - \Delta I \right) R_C \right]$$

$$v_{C1} - v_{C2} = 2\Delta I R_C$$

**❖** If  $v_{id} \neq 0$ :



Since the two transistors are biased at the same quiescent current:

$$r_{\pi 1} = r_{\pi 2} = r_{\pi}$$
  $g_{m1} = g_{m2} = g_m$ 

$$\frac{V_{\pi 1}}{r_{\pi}} + g_m V_{\pi 1} + g_m V_{\pi 2} + \frac{V_{\pi 2}}{r_{\pi}} = \frac{V_e}{R_o}$$


or:  $V_{\pi 1}\left(\frac{1+\beta}{r_{-}}\right) + V_{\pi 2}\left(\frac{1+\beta}{r_{\pi}}\right) = \frac{V_{e}}{R_{e}}$ 

From the circuit we see that:

$$rac{oldsymbol{V_{\pi 1}}}{oldsymbol{r_{\pi}}} = rac{oldsymbol{V_{b1}} - oldsymbol{V_e}}{oldsymbol{R_R} + oldsymbol{r_{\pi}}} \qquad ext{and}$$

and 
$$rac{m{V_{\pi 2}}}{m{r_{\pi}}} = rac{m{V_{b2}} - m{V_e}}{m{R_B} + m{r_{\pi}}}$$

• If  $v_{id} \neq 0$ :



$$(\boldsymbol{V}_{b1} + \boldsymbol{V}_{b2} - 2\boldsymbol{V}_{e}) \left( \frac{1 + \beta}{r_{\pi} + R_{B}} \right) = \frac{\boldsymbol{V}_{e}}{R_{o}}$$

$$V_e = rac{V_{b1} + V_{b2}}{2 + rac{r_{\pi} + R_B}{(1 + eta)R_o}}$$

$$v_{b1} = v_{cm} + \frac{v_d}{2}$$
$$A_d = \frac{\beta R_C}{2(r_T + R_P)}$$


$$v_{b1} = v_{cm} + \frac{v_d}{2}$$
  $v_{b2} = v_{cm} - \frac{v_d}{2}$   $V_o = V_{c1} - V_{c2}$ 

$$A_d = \frac{\beta R_C}{2(r_{\pi} + R_R)}$$
  $A_{cm} = \frac{-\beta R_C}{r_{\pi} + R_R + 2(1 + \beta)R_o}$ 

$$A_{d} = \frac{\beta R_{C}}{r_{\pi} + R_{B}}$$

$$A_{cm}=0$$

❖ Two-sided output: Effect of R<sub>C</sub> mismatch



$$V_o = V_{c1} - V_{c2}$$

$$= -g_m V_{\pi 2} R_{C2} + g_m V_{\pi 1} R_{C1}$$

$$A_d = g_m R_C$$

$$\mathbf{A}_{cm} = g_m(2\Delta R_C) \frac{1}{1 + \frac{2(1+eta)R_o}{r_{\pi}}} \approx \frac{\Delta R_C}{R_o}$$

❖ The Common Mode Rejection Ratio (CMRR) is:

$$CMRR = \left| \frac{A_d}{A_{cm}} \right| = \frac{g_m R_o}{\Delta R_C / R_C}$$


Dr. Dung Trinh
HCMUT / 2017

#### Operational Amplifiers

- ❖ Practical transistor amplifiers *consist of a number of stages* connected in cascade.
- ❖ In addition to providing gain, the first (or input) stage is usually required to:
  - Provide a high input resistance.
  - In a differential amplifier the input stage must also provide large CMRR.
  - The middle stages of an amplifier cascade is to provide the bulk of the voltage gain.
  - The middle stages convert the signal from differential mode to single-ended mode.
  - The middle stages also shift the DC level of the signal in order to allow the output signal to swing both positive and negative .
  - The last (or output) stage of an amplifier is to provide a low output resistance.
- ❖ In order to illustrate the circuit structure an method of analysis, two examples: a CMOS Op-Amp and a bipolar Op-Amp will be investigated.


Dr. Dung Trinh HCMUT / 2017

#### A Bipolar OpAmp



Dr. Dung Trinh HCMUT / 2017

#### A Bipolar OpAmp – DC Analysis



#### Example 2:

- a. Perform DC Analysis of the bipolar Op-Amp.
- b. Determine the smallsignal voltage gain, input resistance and output resistance of the circuit.

$$R_{id} = 20.2k\Omega$$

$$R_{o} = 152\Omega$$

$$G_{V} = 8513$$

Q&A