```
1 module DRAM(
 2
       input clk,
 3
       input [3:0]write,
 4
       input [63:0] address ,
 5
       input [63:0] data_in ,
 6
       output reg [63:0] data_out);
 7
       reg [15:0] MEM [65535:0];
 8
       initial begin
9
           MEM[0]=16'd5; //mat_a_base
10
           MEM[1]=16'd32; //mat_b_base
11
           MEM[2]=16'd57; //mat_c_base
12
13
           MEM[3]=16'd5; //i_ref
14
           MEM[4]=16'd5; //j ref
15
16
           //[13, 17, 1, 5, 13]
17
           MEM[5]=16'd13;
18
           MEM[6]=16'd17;
19
           MEM[7]=16'd1;
20
           MEM[8]=16'd5;
21
           MEM[9]=16'd13;
22
           //[5, 20, 18, 14, 5]
23
           MEM[10]=16'd5;
24
           MEM[11]=16'd20;
25
           MEM[12]=16'd18;
26
           MEM[13]=16'd14;
27
           MEM[14]=16'd5;
28
           //[2, 2, 10, 1, 17]
           MEM[15]=16'd2;
29
30
           MEM[16]=16'd2;
31
           MEM[17]=16'd10;
32
           MEM[18]=16'd1;
33
           MEM[19]=16'd17;
34
           //[0, 10, 13, 5, 3]
35
           MEM[20]=16'd0;
36
           MEM[21]=16'd10;
37
           MEM[22]=16'd13;
38
           MEM[23]=16'd5;
39
           MEM[24]=16'd3;
40
           //[12, 8, 6, 16, 5]
41
           MEM[25]=16'd12;
42
           MEM[26]=16'd8;
43
           MEM[27]=16'd6;
44
           MEM[28]=16'd16;
45
           MEM[29]=16'd5;
46
47
           MEM[30]=16'd5; //j_ref
48
           MEM[31]=16'd5; //k_ref
49
50
           //[8, 18, 18, 13, 13]
           MEM[32]=16'd8;
51
52
           MEM[33]=16'd18;
53
           MEM[34]=16'd18;
54
           MEM[35]=16'd13;
```

```
55
            MEM[36]=16'd13;
 56
            //[20, 15, 7, 4, 9]
 57
            MEM[37]=16'd20;
 58
            MEM[38]=16'd15;
 59
            MEM[39]=16'd7;
 60
            MEM[40]=16'd4;
            MEM[41]=16'd9;
 61
            //[19, 10, 18, 10, 8]
 62
 63
            MEM[42]=16'd19;
            MEM[43]=16'd10;
 64
 65
            MEM[44]=16'd18;
            MEM[45]=16'd10;
 66
 67
            MEM[46]=16'd8;
 68
            //[3, 9, 10, 12, 10]
            MEM[47]=16'd3;
 69
 70
            MEM[48]=16'd9;
 71
            MEM[49]=16'd10;
            MEM[50]=16'd12;
 72
            MEM[51]=16'd10;
 73
            //[3, 9, 20, 19, 15]
 74
 75
            MEM[52]=16'd3;
 76
            MEM[53]=16'd9;
 77
            MEM[54]=16'd20;
 78
            MEM[55]=16'd19;
 79
            MEM[56]=16'd15;
 80
 81
        end
 82
            always @(posedge clk)
 83
                 begin
 84
                     if (write[0:0] == 1)
 85
 86
                         MEM[address[15:0]] <= data_in[15:0];</pre>
                         $display("address0:- %d, mem data in0:-
 87
    %d",address[15:0],data_in[15:0]);
 88
 89
                     if (write[1:1] == 1)
 90
 91
                         MEM[address[31:16]] <= data_in[31:16];</pre>
                         $display("address1:- %d, mem_data_in1:-
 92
    %d",address[31:16],data_in[31:16]);
 93
 94
                     if (write[2:2] == 1)
 95
                     begin
 96
                         MEM[address[47:32]] <= data_in[47:32];</pre>
                         $display("address2:- %d, mem_data_in2:-
 97
    %d",address[47:32],data_in[47:32]);
 98
                     end
99
                     if (write[3:3] == 1)
100
                     begin
101
                         MEM[address[63:48]] <= data_in[63:48];</pre>
                         $display("address3:- %d, mem_data_in3:-
102
    %d",address[63:48],data_in[63:48]);
103
104
                     data_out[15:0] <= MEM[address[15:0]];</pre>
105
                     data_out[31:16] <= MEM[address[31:16]];</pre>
```