```
1 \timescale 1ns / 1ps
 2
 3 module PROCESSOR(
 4
 5 input clk,
       output reg [15:0]bus_core1,
 6
       output reg [7:0]current_micro_instruction_core1,
 7
       output reg [15:0]bus_core2,
 8
       output reg [7:0]current_micro_instruction_core2,
 9
10
       output reg [15:0]bus_core3,
11
       output reg [7:0]current_micro_instruction_core3,
12
       output reg [15:0]bus_core4,
13
       output reg [7:0]current_micro_instruction_core4,
14
       output reg [3:0]finish
15
       );
       wire [7:0]current_micro_instruction_wire_core1;
16
17
       wire [7:0]current_micro_instruction_wire_core2;
18
       wire [7:0]current_micro_instruction_wire_core3;
19
       wire [7:0] current micro instruction wire core4;
20
       wire [3:0]en from cpu to IM;
21
       wire [3:0]en from cpu to DM;
22
       wire [63:0]data_from_cpu_to_IM;
23
       wire [63:0]data from cpu to DM;
24
       wire [63:0]data_from_IM_to_cpu;
25
       wire [63:0]data from DM to cpu;
26
       wire [63:0]data from AR to M;
27
       wire [15:0]bus wire core1;
28
       wire [15:0]bus_wire_core2;
29
       wire [15:0]bus_wire_core3;
       wire [15:0]bus_wire_core4;
30
31
       wire [3:0]finish wire;
32
       parameter proId0 =16'd0 ;
33
       parameter proId1 =16'd1 ;
34
       always  (a)(*) 
35
       begin
   current_micro_instruction_core1<=current_micro_instruction_wire_core1;
37
           bus core1 <= bus wire core1;</pre>
38
   current micro instruction core2<=current micro instruction wire core2;
39
           bus_core2 <= bus_wire_core2;</pre>
40
   current_micro_instruction_core3<=current_micro_instruction_wire_core3;
41
           bus_core3 <= bus_wire_core3;</pre>
42
   current_micro_instruction_core4<=current_micro_instruction_wire_core4;
43
           bus_core4 <= bus_wire_core4;</pre>
44
           finish<=finish_wire;</pre>
45
       end
       CORE core1 (
46
47
           .clk(clk),
48
           .data_DM_core(data_from_DM_to_cpu[15:0]),
49
           .data_IM_core(data_from_IM_to_cpu[15:0]),
50
           .proId(proId0),
51
           .data_core_IM(data_from_cpu_to_IM[15:0]),
```

```
52
            .data_core_DM(data_from_cpu_to_DM[15:0]),
 53
            .DM_en(en_from_cpu_to_DM[0:0]),
            .IM_en(en_from_cpu_to_IM[0:0]),
 54
 55
            .AR_out(data_from_AR_to_M[15:0]),
 56
            .finish(finish_wire[0:0]),
 57
            .bus(bus_wire_core1),
            .current_micro_instruction(current_micro_instruction_wire_core1)
 58
 59
 60
        CORE core2 (
 61
            .clk(clk),
 62
            .data_DM_core(data_from_DM_to_cpu[31:16]),
 63
            .data_IM_core(data_from_IM_to_cpu[31:16]),
 64
            .proId(proId1),
 65
            .data_core_IM(data_from_cpu_to_IM[31:16]),
            .data_core_DM(data_from_cpu_to_DM[31:16]),
 66
 67
            .DM_en(en_from_cpu_to_DM[1:1]),
 68
            .IM en(en from cpu to IM[1:1]),
 69
            .AR_out(data_from_AR_to_M[31:16]),
 70
            .finish(finish wire[1:1]),
 71
            .bus(bus_wire_core2),
 72
            .current_micro_instruction(current_micro_instruction_wire_core2)
 73
            );
 74
        CORE core3 (
 75
            .clk(clk),
            .data_DM_core(data_from_DM_to_cpu[47:32]),
 76
            .data_IM_core(data_from_IM_to_cpu[47:32]),
 77
 78
            .proId(16'd2),
 79
            .data core IM(data from cpu to IM[47:32]),
 80
            .data_core_DM(data_from_cpu_to_DM[47:32]),
 81
            .DM_en(en_from_cpu_to_DM[2:2]),
 82
            .IM_en(en_from_cpu_to_IM[2:2]),
 83
            .AR_out(data_from_AR_to_M[47:32]),
 84
            .finish(finish_wire[2:2]),
 85
            .bus(bus wire core3),
 86
            .current_micro_instruction(current_micro_instruction_wire_core3)
 87
            );
        CORE core4 (
 88
 89
            .clk(clk),
 90
            .data_DM_core(data_from_DM_to_cpu[63:48]),
 91
            .data IM core(data from IM to cpu[63:48]),
 92
            .proId(16'd3),
 93
            .data_core_IM(data_from_cpu_to_IM[63:48]),
 94
            .data core DM(data from cpu to DM[63:48]),
 95
            .DM_en(en_from_cpu_to_DM[3:3]),
            .IM_en(en_from_cpu_to_IM[3:3]),
 96
 97
            .AR_out(data_from_AR_to_M[63:48]),
 98
            .finish(finish_wire[3:3]),
 99
            .bus(bus_wire_core4),
100
            .current_micro_instruction(current_micro_instruction_wire_core4)
101
            );
102
        IRAM IRAM(
103
            .clk(clk),
104
            .write(en_from_cpu_to_IM),
105
            .address(data_from_AR_to_M),
```

```
106
            .instr_in(data_from_cpu_to_IM),
107
            .instr_out(data_from_IM_to_cpu)
108
        );
       DRAM DRAM (
109
110
            .clk(clk),
            .write(en_from_cpu_to_DM),
111
            .address(data_from_AR_to_M),
112
113
            .data_in(data_from_cpu_to_DM),
114
            .data_out(data_from_DM_to_cpu)
115
        );
116 endmodule
```