

```

1 `timescale 1ns / 1ps
2 module PROCESSOR_TB;
3     reg clk;
4
5     wire [15:0]BUS_core1;
6     wire [7:0]current_micro_instruction_core1;
7     wire [15:0]BUS_core2;
8     wire [7:0]current_micro_instruction_core2;
9     wire [15:0]BUS_core3;
10    wire [7:0]current_micro_instruction_core3;
11    wire [15:0]BUS_core4;
12    wire [7:0]current_micro_instruction_core4;
13    wire [3:0]finish;
14    parameter clk_period = 10;
15    PROCESSOR PROCESSOR(clk,
16                        BUS_core1,current_micro_instruction_core1,
17                        BUS_core2,current_micro_instruction_core2,
18                        BUS_core3,current_micro_instruction_core3,
19                        BUS_core4,current_micro_instruction_core4,
20                        finish);
21
22    initial
23    begin
24        clk = 0;
25    end
26
27    always
28    begin
29        #(clk_period/2)
30        clk = ~clk;
31        //$display("finish:%b",finish);
32        if(finish==4'b1111) $stop;
33    end
34 endmodule

```