```
1 \timescale 1ns / 1ps
 2 module REG_X
 3
       (input clk,write_x,write_xref,
 4
       input [15:0] data_in,
 5
       output reg [0:0] xflag,
 6
       output reg [15:0] data_out_x,
 7
       output reg [15:0] data_out_xref);
 8
       always @(negedge clk)
 9
           begin
10
               if (write_x) data_out_x = data_in;
11
               if (write_xref) data_out_xref = data_in;
12
               if(data_out_x < data_out_xref) xflag = 1'd0;</pre>
13
               else xflag = 1'd1;
           end
15 endmodule
```