```
1 module CORE(
 2
       input clk,
 3
       input [15:0]data_DM_core,//from data mem to proc(MDDR)
4
       input [15:0]data_IM_core,
 5
       input [15:0]proId,
       output reg [15:0]data_core_IM,
 6
7
       output reg [15:0]data_core_DM,//from processor(MDDR) to data mem (data)
       output reg [0:0]DM_en,//from processor to data mem (control signal)
8
9
       output reg [0:0]IM_en,
10
       output reg [15:0]AR_out,
11
      output reg finish,
12
       output reg [15:0]bus,
13
       output reg [7:0]current_micro_instruction
14
15
       wire [7:0]current_micro_instruction_wire;
16
17
      wire to_DM;
18
      wire to_IM;
19
      wire [0:0]wire decoder registers [16:0];
20
      wire [15:0] bus_wire;
21
      wire [15:0] MIDR wire;
22
      wire [15:0] wire_iram_mddr;
23
      wire [15:0] wire_dram_mddr;
24
      wire [15:0] Base_A_wire;
25
      wire [15:0] Base B wire;
      wire [15:0] Base_C_wire;
26
27
      wire [15:0] data_alu_ac;
28
      wire [15:0] wire_registers_busMultiplexer [12:0];
29
      wire [0:0] PC_inc_wire;
30
      wire [0:0] iflag_wire;
31
      wire [0:0] jflag_wire;
32
      wire [0:0] kflag wire;
33
      wire [0:0] zflag_wire;
34
      wire [15:0] i_ref_wire;
35
      wire [15:0] j_ref_wire;
36
      wire [15:0] k_ref_wire;
37
      wire [3:0] opcode wire;
38
      wire [2:0] ac cu wire;
39
      wire [5:0] wire_cu_decoder;//select reg by cu
      wire [5:0] wire_regSelector_decoder;//select read/write by reg selector me
40
41
      wire [4:0] bus_selector_from_cu; //
42
      wire [4:0] bus_selector_from_register_selector;
43
      wire [0:0] en register selector;//form CU - enable
44
      wire [0:0] rw_register_selector;//from cu - read/wrie select
45
      wire [0:0] finish_wire;//from cu - read/wrie select
46
47
       assign wire_iram_mddr = data_IM_core;
48
       assign wire_dram_mddr = data_DM_core;
49
50
       always@(*)
51
       begin
52
           current_micro_instruction <= current_micro_instruction_wire;</pre>
53
           bus <= bus_wire;</pre>
54
           IM_en <= to_IM;</pre>
```

```
DM_en <= to_DM;
 55
 56
                      AR_out <= wire_registers_busMultiplexer[0];</pre>
  57
                      data_core_IM <= wire_registers_busMultiplexer[2];</pre>
 58
                      data_core_DM <= wire_registers_busMultiplexer[2];</pre>
  59
                      finish <= finish wire ;</pre>
                      if(finish==1'd1) $display("finish");
 60
                      //$display("AR:- %d , I:- %d, I_ref:- %d, J:- %d, J_ref:- %d, base_A:
 61
       ,wire_registers_busMultiplexer[0],wire_registers_busMultiplexer[4],i_ref_wire
 62
                end
  63
  64
                GENERAL_PURPOSE_REGISTER ID (.clk(clk), .write(1'd1), .data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in(proId),.data_in
  65
 66
                GENERAL_PURPOSE_REGISTER AR (.clk(clk), .write(wire_decoder_registers[0]
  67
  68
                PC PC (.clk(clk), .write(wire_decoder_registers[1]), .incpc(PC_inc_wire)
  69
                GENERAL PURPOSE REGISTER MIDR (.clk(clk), .write(wire decoder registers[
  70
 71
 72
                MDDR MDDR (.clk(clk), .write ins(wire decoder registers[4]),.write data()
 73
                      .write_bus(wire_decoder_registers[3]),.instr_iram_mddr(wire_iram_mddr
  74
                      .data bus mddr(bus wire),.data out(wire registers busMultiplexer[2]))
 75
 76
                GENERAL PURPOSE REGISTER BASE C (.clk(clk), .write(wire decoder register
 77
  78
                REG_X I (.clk(clk), .write_x(wire_decoder_registers[7]),.write_xref(wire_
 79
                      .data_out_x(wire_registers_busMultiplexer[4]), .data_out_xref(i_ref_w
 80
 81
                REG_X J (.clk(clk), .write_x(wire_decoder_registers[10]),.write_xref(wire_
 82
                      .xflag(jflag_wire), .data_out_x(wire_registers_busMultiplexer[5]), .data_out_x(wire_registers_busMultiplexer[5])
 83
 84
                REG_X K (.clk(clk), .write_x(wire_decoder_registers[13]),.write_xref(wire_decoder_registers[13])
 85
                      .xflag(kflag wire), .data out x(wire registers busMultiplexer[6]), .data
 86
 87
                GENERAL PURPOSE REGISTER BASE A (.clk(clk), .write(wire decoder register
 88
                      .data out(Base A wire));
 89
 90
                GENERAL PURPOSE REGISTER BASE B (.clk(clk), .write(wire decoder register
 91
                      .data out(Base B wire));
 92
 93
                MAT_X MAT_A (.clk(clk), .X_Ref(j_ref_wire), .X(wire_registers_busMultiple)
 94
                      .Y(wire registers busMultiplexer[4]),.Mat data out(wire registers busI
 95
                MAT_X MAT_B (.clk(clk), .X_Ref(k_ref_wire), .X(wire_registers_busMultiple
 96
 97
                      .Y(wire_registers_busMultiplexer[5]),.Mat_data_out(wire_registers_busN
 98
 99
                MAT_X MAT_C (.clk(clk), .X_Ref(k_ref_wire), .X(wire_registers_busMultiple
100
                      .Y(wire_registers_busMultiplexer[4]),.Mat_data_out(wire_registers_busN
101
                GENERAL_PURPOSE_REGISTER P (.clk(clk), .write(wire_decoder_registers[15]
102
103
                      .data_out(wire_registers_busMultiplexer[7]));
104
                GENERAL_PURPOSE_REGISTER R (.clk(clk), .write(wire_decoder_registers[16])
105
106
                      .data_out(wire_registers_busMultiplexer[8]));
107
108
                MAIN_ALU ALU (.clk(clk), .data_bus_alu(bus_wire), .data_ac_alu(wire_regi
```

```
109
            .op_code(opcode_wire),.out(data_alu_ac), .zflag(zflag_wire));
110
111
         AC AC (.clk(clk), .write(ac cu wire),
            .data_alu_ac(data_alu_ac), .data_out(wire_registers_busMultiplexer[9]
112
113
         DECODER DECODER (
114
115
            .clk(clk),
116
            .from_cu(wire_cu_decoder),
117
            .from selector(wire regSelector decoder),
            .out_AR(wire_decoder_registers[0]),
118
            .out_PC(wire_decoder_registers[1]),
119
120
            .out_MIDR(wire_decoder_registers[2]),
121
            .out_MDDR_BUS(wire_decoder_registers[3]),
122
            .out_MDDR_IM(wire_decoder_registers[4]),
123
            .out MDDR DM(wire decoder registers[5]),
124
            .out BASE C(wire decoder registers[6]),
            .out I(wire decoder registers[7]),
125
            .out I Ref(wire decoder registers[8]),
126
            .out_Base_A(wire_decoder_registers[9]),
127
128
            .out_J(wire_decoder_registers[10]),
129
            .out_J_Ref(wire_decoder_registers[11]),
130
            .out Base B(wire decoder registers[12]),
131
            .out_K(wire_decoder_registers[13]),
            .out_K_Ref(wire_decoder_registers[14]),
132
133
            .out_P(wire_decoder_registers[15]),
134
            .out_R(wire_decoder_registers[16])
135
        );
136
        BUS MULTIPLEXER BUS MULTIPLEXER(
137
            .clk(clk),
138
            .from selector(bus selector from register selector),
139
            .from_cu(bus_selector_from_cu),
140
            .AR(wire_registers_busMultiplexer[0]),
            .PC(wire registers busMultiplexer[1]),
141
142
            .R(wire registers busMultiplexer[8]),
143
            .P(wire registers busMultiplexer[7]),
144
            .Mat_A(wire_registers_busMultiplexer[10]),
145
            .Mat_B(wire_registers_busMultiplexer[11]),
146
            .MDDR(wire_registers_busMultiplexer[2]),
147
            .AC(wire registers busMultiplexer[9]),
148
            .I(wire registers busMultiplexer[4]),
149
            .I ref(i ref wire),
            .J(wire_registers_busMultiplexer[5]),
150
151
            .J_ref(j_ref_wire),
152
            .K(wire_registers_busMultiplexer[6]),
153
            .K ref(k ref wire),
154
            .Mat C(wire registers busMultiplexer[3]),
155
            .proId(wire_registers_busMultiplexer[12]),
156
            .out(bus_wire)
157
158
        CONTROL_UNIT CONTROL_UNIT(
159
            .clk(clk),
160
            .z(zflag_wire),
161
            .i(iflag_wire),
162
            .j(jflag_wire),
```

```
163
            .k(kflag_wire),
164
            .instruction(MIDR_wire),
165
            .MDDR(wire_registers_busMultiplexer[2]),
166
            .to_ALU(opcode_wire),
            .to_DM(to_DM),
167
168
            .to_IM(to_IM),
            .to_Decoder(wire_cu_decoder),
169
170
            .to_BUS(bus_selector_from_cu),
171
            .to_PC(PC_inc_wire),
172
            .to_AC(ac_cu_wire),
            .en_RegSelector(en_register_selector),
173
174
            .rw_RegSelector(rw_register_selector),
175
            .finish(finish_wire),
            .current_micro_instruction(current_micro_instruction_wire)
176
177
        );
        REGISTER SELECTOR REGISTER SELECTOR(
178
179
            .clk(clk),
180
            .en(en_register_selector),
181
            .rw(rw_register_selector),
182
            .fromMDDR(wire_registers_busMultiplexer[2]),
183
            .toDecoder(wire_regSelector_decoder),
184
            .toBus(bus_selector_from_register_selector)
        );
185
186
187 endmodule
```