

```
1 module GENERAL_PURPOSE_REGISTER
2     (input clk,write,
3      input [15:0] data_in,
4      output reg [15:0] data_out
5     );
6     always @(negedge clk)
7         begin
8             if (write) data_out <= data_in;
9         end
10 endmodule
```