```
1 \ \timescale \ \text{1ns} / \ \text{1ps}
 2 module AC (
       input clk,
 4
       input [2:0]write,
       input [15:0] data_alu_ac,
 6
       output reg [15:0] data_out );
 7
       always @(*)
 8
            begin
           if (write==3'b100) data_out = data_alu_ac;
            end
10
11 endmodule
```