```
1 module MDDR(
 2
       input clk,write_ins,write_data,write_bus,
 3
       input [15:0] instr_iram_mddr,
 4
       input [15:0] data_dram_mddr,
       input [15:0] data_bus_mddr,
 5
 6
       output reg [15:0] data_out
 7
       );
       always @(negedge clk)
 8
 9
           begin
10
               if (write_ins) data_out <= instr_iram_mddr;</pre>
11
               if (write_bus) data_out <= data_bus_mddr;</pre>
12
               if (write_data) data_out <= data_dram_mddr;</pre>
13
           end
14 endmodule
```