```
1 module MAIN ALU
2
      ( input clk,
3
         input [15:0] data_bus_alu,
4
         input [15:0] data_ac_alu,
5
         input [3:0] op_code,
6
         output reg [15:0] out,
7
         output reg [0:0] zflag =1'd0
8
         );
9
         always @(negedge clk)
10
            begin
11
               case (op_code)
12
                  4'b0000: {zflag,out}= {zflag,out};
13
                  4'b0001: {zflag,out}= data_bus_alu;
14
                  4'b0010: {zflag,out}= data ac alu + data bus alu;
15
                  4'b0011: {zflag,out}= data_ac_alu - data_bus_alu;
16
                  4'b0100: {zflag,out}= data_ac_alu * data_bus_alu;
17
                  4'b0101: {zflag,out}= data_ac_alu & data_bus_alu;
18
                  4'b0110: {zflag,out}= data_ac_alu | data_bus_alu;
19
                  4'b0111: {zflag,out}= data_ac_alu + 1;
20
                  4'b1000: {zflag,out}= 0;
21
                  default:out = 0;
22
               endcase
23
               if(out == 16'd0) zflag = 1'd1;
24
         end
25 endmodule
```