

Department of Electronic & Telecommunication Engineering University of Moratuwa

EN 3030: Circuits and Systems Design

FPGA BASED PROCESSOR DESIGN FINAL REPORT

Name	Index number
Kalupahana I.N.	150285X
Warnakula W.D.S.	150665M
Wickramasinghe K.R.B.	150686D
Wijesinghe C.B.	150699U

Supervisor

Dr. Jayathu Samarawickrama

This report is submitted in partial fulfillment of the requirements for the module EN 3030: Circuits and Systems Design.

20th July 2018

ABSTRACT

Task specific custom processors are popular in todays consumer electronics world ever since its introduction. Factors such as low power consumption, economic feasibility, efficiency, reliability, ability to be enclosed in very small spaces etc, are some of the reasons why this trend has developed and why these kinds of processors play a pivotal role in todays world.

This report contains the detailed discussion of the design and hardware implementation of a custom processor using Field Programmable Gate Array, specifically on a Alterra DE-2 board. The main task of the processor was for filtering an input image and then down sampling it by some factor. Report is furnished with methods and theories used for filtering and down sampling an image. Difference of the output image of the processor and a Matlab code is compared in later part of the report. Verilog code, Assembly code, and ISA are attached as reference.





TABLE OF CONTENTS

01.	IN	FRODUCTION	4
1.3	1	PROCESSOR DESIGN	4
1.2	2 (CENTRAL PROCESSING UNIT (CPU)	4
1.3	3 1	MICROPROCESSOR	4
1.4	4 1	PROBLEM STATEMENT	5
1.5	5 1	PROPOSED SOLUTION BASED ON FPGA	5
1.6	6 1	REQUIRED ALGORITHMS	6
02.	DE	SIGNING A FPGA BASED CUSTOM PROCESSOR	9
2.2	1	FPGA – AN OVERVIEW	9
2.2	2 -	THE ISA – INSTRUCTION SET ARCHITECTURE	9
	2.2.1	THE DATA PATH	9
	2.2.2	INSTRUCTION SET	10
	2.2.3	MICROINSTRUCTION SEQUENCE	11
2.3	3 1	MODULES AND COMPONENTS	12
	2.3.1	THE PROCESSOR	12
	2.3.2		
	2.3.3	ALU - ARITHMETIC AND LOGIC UNIT	14
	2.3.4	AC - ACCUMULATOR	14
	2.3.5	CU - CONTROL UNIT	15
	2.3.6	,	
	2.3.7	,	
	2.3.8	REGISTERS WITHOUT INCREMENT	18
	2.3.9	REGISTERS WITH INCREMENT	19
	2.3.10	0 BUS	19
	2.3.1	1 SELECTOR	20
	2.3.1	2 CLOCK DIVIDER	21
	2.3.1	3 COMMUNICATION COMPONENTS	22
03.		GORITHM AND DESIGN CONSIDERATIONS	
3.2	1 1	DATA PROCESSING TECHNIQUES	23
3.2	2 1	FILTERING (LOW PASS) ALGORITHM	25
3.3	3 1	DOWN SAMPLING ALGORITHM	26
3.4	4	ASSEMBLY CODE FOR THE ALGORITHMS	27
4.3	1 1	RTL DESIGN SIMULATION	32

4.2	IMPLEMENTATION ON QUARTUS II	33
05.	PERFORMANCE EVALUATION	35
5.1	COMPARISON WITH MATLAB IMPLEMENTATIONS	35
5.2	VERIFICATION OF RESULTS USING ALTERNATE IMPLEMENTATIONS	36
06.	REFERENCES	37
07.	APPENDIX	38
8.1	MATLAB IMPLEMENTATION	38
8.2	ASSEMBLY CODE COMPILER	41
8.3	VERILOG CODES FOR THE PROCESSOR DESIGN	44
A.	TOP MODULE	44
В.	THE PROCESSOR	46
C.	STATE MACHINE	48
D.	ALU - ARITHMETIC AND LOGIC UNIT	50
E.	AC - ACCUMULATOR	50
F.	CU - CONTROL UNIT	51
G.	DATA MEMORY (DRAM)	59
Н.	INSTRUCTION MEMORY (IRAM)	59
I.	REGISTERS WITHOUT INCREMENT	63
J.	REGISTERS WITH INCREMENT	64
K.	BUS	64
L.	SELECTOR	65
М	. CLOCK DIVIDER	65
N.	BAUD RATE GENERATOR	66
0.	TRANSMITTER	66
Р.	RECEIVER	68
Q.	COMMUNICATION	70


01. INTRODUCTION

1.1 PROCESSOR DESIGN

The objective of this project is to design a Microprocessor and a CPU (Central Processing Unit) which can filter and down sample a given image. The simulations are done using Verilog Hardware Description Language (HDL) and the implementations are done using 'Quartus' II web edition version 13.0 along with Altera DE2-115 Education and Development board with Cyclone IV FPGA. This report includes the Microprocessor and CPU design, the test codes that are used, and the physical hardware implementation of it.

1.2 CENTRAL PROCESSING UNIT (CPU)

The basic arithmetic, logical, input/output (I/O) operations specified by the instructions need to be performed to carry out the instructions of a computer program. The electronic circuitry within a computer which performs the above-mentioned task is called the *Central Processing Unit (CPU)*. The *Processing Unit* and the *Control Unit (CU)* are mainly identified as the Processor of a CPU by distinguishing these core elements of a computer from external components such as main memory and I/O circuitry.



Block diagram of a basic uniprocessor - CPU

1.3 MICROPROCESSOR

A *microprocessor* on the other hand, is a computer processor which incorporates the functions of a computer's Central Processing Unit (CPU) on a single integrated circuit (IC), or at most a few integrated circuits. It is a multipurpose, clock driven, register based, digital-integrated circuit which accepts binary data as input, processes it according to instructions stored in its memory, and provides results as output. Microprocessors contain both combinational logic and sequential digital logic.

1.4 PROBLEM STATEMENT

The main task of the given project is to design a processor to down sample an image. The down sampling factor, resolution of the original image, type of the image (colour / gray) were not constrained. According to the application, main requirements for the designing processor are filtering and down sampling a given image. As for the verification of the designed processor, a down sampled image using Matlab and the output image from the processor need to be compared and calculate the standard error.

The followings are the constraints that were selected for the processor design.

- Original image size is 256x256 pixels.
- Down sampling factor is 2.
- Image types are gray and colour.

1.5 PROPOSED SOLUTION BASED ON FPGA

As mentioned in the previous section, the main requirements for the application of the processor are filtering and down sampling an image. Therefore, pixel data of the original image need to be stored in the memory unit of the processor before hand. After completing the down sampling of the image, processed pixel data need to be sent back to the computer and obtain the visualize the output image. Hence, the task flow of the processor can be identified as,




Figure 1: Task flow

The FPGA development board selected for the implementation of the processor is Altera DE2-115. Therefore, data transmission can be done using a UART module, so that the input data need to be transmitted through the UART module as a data stream. To achieve this, the pixel values of the original image needed to be converted to a data stream. This task can be achieved using Matlab. Then converted data can be transmitted through a COM port of the computer using the 'serial' function of Matlab.

After receiving this data by the processor, it stores data in its memory unit, so that data can be accessed when required. When data reception is completed, the processor starts to filter the pixel values according to a filtering algorithm. Filtered data are again stored in the memory unit. After filtering all the pixel values, the processor starts down sampling pixel by pixel. Output data are again stored in the memory unit.


After completing the down sampling process, data need to be transmitted back to the computer for the visualization. Therefore, data stored in the memory transmitted back to the computer through the UART module as a data stream. Then, using Matlab, these data are converted into a matrix of the size of expecting down sampled image. Finally, the matrix is converted to an image and displayed as an image.

After deciding the task flow of the project, core requirements of the designing process can be decided as follows.

- A UART module needs to be implemented to transmit and receive data from the computer.
- To store pixel data of the image in the CPU, the designing memory unit needs to be larger than the total number of pixels.
- The designing ISA for the processor should be capable of handling the filtering and down sampling tasks.

1.6 REQUIRED ALGORITHMS

Project is designed to realize a FPGA processor for down sampling an image.



The processor is mainly based on two algorithms as follows.

- Filtering algorithm
- Down sampling algorithm

Filtering algorithm

The filtering algorithm is based on the 3x3 Gaussian kernel given in Figure 03. The middle pixel location is considered as (0,0) and the standard deviation s 0.6. Used Gaussian function is;

$$Gaussian(x,y) = e^{\frac{(x^2+y^2)}{2\sigma^2}}$$

0.0622	0.2489	0.0622
0.2489	1	0.2489
0.0622	0.2489	0.0622

Figure 2: Gaussian Kernel

But processing decimal values are complex when designing the processor. Therefore, the kernel is first normalized so that the sum of the kernel is a power of 2 and then approximated to integer values.

0.99	3.99	0.99
3.99	16	3.99
0.99	3.99	0.99

Figure 3: Normalized kernel

If the value 3.99 is approximated to 4, the sum of the kernel is 36 which cannot be written as a power of 2. Therefore, it is approximated to 3 which give the sum 32. But the effect of error needs to be considered during the evaluation.

1	3	1
3	16	3
1	3	1

Figure 4: Approximated Kernel

Then the filtering an image can be done using the approximated kernel by moving the kernel along the image. Normalized, weighted sum is taken as the filtered value of a pixel.

Down sampling algorithm

A simple down sampling algorithm is used for this processor to avoid errors. According to this algorithm, if the down sampling factor is k, 1 pixel is selected from adjacent k pixels of the filtered image while maintaining the order. This can be easily visualized as follows where the down sampling factor is 4.




Figure 6: Filtered image

Implementation of these algorithms in assembly code and Matlab is described in the following sections of the document.


02. DESIGNING A FPGA BASED CUSTOM PROCESSOR

2.1 FPGA - AN OVERVIEW

Field Programmable Logic Array, which is also known as FPGA is a very powerful device used to manipulate digital electronic circuits. It has millions of logic ICs arranged in grid pattern and the user can decide the connections between these ICs according to the requirements. The FPGA board used for this assignment has a chip manufactured by Altera with other peripheral devices. To design the connections between ICs of the FPGA, instructions need to be given from a computer.

2.2 THE ISA - INSTRUCTION SET ARCHITECTURE

2.2.1 THE DATA PATH



2.2.2 INSTRUCTION SET

We were required to custom define an instruction set for this processor, specified towards the task of down sampling and filtering an image. A total of 31 instructions can be seen used in the below table, which was used in our processor design.


Instruction	Opcode	State	Address	Operation
START		START1		PC < 0
		START2		IR < 0
FETCH		fetch1	0	AR < PC
		fetch2	1	DR < M, PC < PC+1
		fetch3	2	IR < DR, AR < PC
NOP	0	nop1	3	NO OPERATION
ADD	1	add1	4	AC < AC+R
SUB	2	sub1	5	AC < AC-R
LDAC	3	ldac1	6	AR < AC
		ldac2	7	READ
		ldac3	8	DR < Μ[τ]
		ldac4	9	AC < DR
MOVACR	4	moavacr	10	R < AC
MOVACR1	5	movacr1	11	R1 < AC
MOVACR2	6	movacr2	12	R2 < AC
MOVACR3	7	movacr3	13	R3 < AC
MOVACR4	8	movacr4	14	R4 < AC
MOVACR5	9	movacr5	15	R5 < AC
LDIAC	10	ldiac1	16	READ
		ldiac2	17	AC < ΙΜ[τ]
		ldiac3	18	PC < PC+1
STAC	11	stac1	19	READ AC to BUS
		stac2	20	AR < AC
		stac3	21	M < AC
MOVRAC	12	movrac	22	AC < R
MOVR1AC	13	movr1ac	23	AC < R1
MOVR2AC	14	movr2ac	24	AC < R2
MOVR3AC	15	movr3ac	25	AC < R3
MOVR4AC	16	movr4ac	26	AC < R4
MOVR5AC	17	movr5ac	27	AC < R5
JUMP	18	jump1	28	READ
		jump2	29	AC < ΙΜ[τ]
		jump3	30	PC < AC
JMPZ	19	jmpzy1	31	READ
		jmpzy2	32	AC <ΙΜ[τ]
		jmpzy3	33	PC < AC
		jmpzn1	34	PC < PC+1
		jpnzy1	35	READ

JPNZ	20	jpnzy2	36	AC <ΙΜ[τ]
		jpnzy3	37	PC < AC
		jpnzn1	38	PC < PC+1
MOVAC	21	mvacar1	39	PC < AC
		mvacar2	40	AR < PC
LSHIFT	22	lshft1	41	AC <ac<<r< td=""></ac<<r<>
RSHIFT	23	rshft1	42	AC <ac>>R</ac>
CLAC	24	clac1	43	AC<0 , Z=1
INCPC	25	inpc1	44	PC < PC+1
INCAC	26	inac1	45	AC < AC+1
INCR1	27	inr1	46	R1< R1+1
INCR2	28	inr2	47	R2 < R2+1
INCR3	29	inr3	48	R3 < R3+1
IDLE	30	idle1	50	
ENDOP	31	endop	51	END OPERATION
			52	
			53	

2.2.3 MICROINSTRUCTION SEQUENCE

The operation of this processor is based on a state machine, which executes one task at any given time. In order to achieve its objective, the machine follows a three component cycle which is repeatedly executed whereas the state in which it is in currently is a direct result of the previous state.

Given below is an example of what such a processor state machine looks like.



2.3 MODULES AND COMPONENTS

2.3.1 THE PROCESSOR

Instances of other modules used for the processing part and the required controlling instructions are included in this module. However, instances of communication and memory related modules are not included in this module. Inputs and outputs of the *processor module* are stated below.

Inputs	Outputs			
clock – for synchronization	dm_en – enable pin of data memory			
dm_out[7:0] - output of the data	im_en – enable pin of instruction			
memory	memory			
im_out[15:0] - output of the	end_process – pin that notify the end of			
instruction memory	the process			
status[1:0] – status of transmission	<pre>pc_out[15:0] - output of the program</pre>			
status[1.0] – status or transmission	counter			
	dar_out[15:0] – outputs the DAR value			
	bus_out[15:0] — bus which carries the			
	processed data			

The diagram of the processor module is as follows:

processor:processor1 dm_en clock end_process

Modules used for the processing part, and the registers used under this *processor module* are as follows.


- ALU used for Arithmetic and Logic operations of the processor.
- AC a special purpose register used to store the output of an ALU operation. Further, one input required for an ALU operation is directly taken from AC.
- Program Counter (PC) a special purpose register which keeps track of the next instruction to be fetched.
- Instruction Register (IR) a special purpose register used to store the instructions loaded from *Instruction Memory*.
- Data Address Register (DAR) a special purpose register used to store the address of a memory location in the *Data Memory*. When reading data from or writing data to the data memory, the address stored in DAR is used.
- General Purpose Registers (R, R1, R2, R3, R4, R5) among these registers, R, R1 and R2 are registers without increment. Others (R3, R4 and R5) are taken as registers with increment.
- Control Unit control signals which control the processing of the processor are given by this module. It is implemented as a state machine.

2.3.2 STATE MACHINE FOR THE DOWNSAMPLING PROCESS

It is used change the status of the process cycle based on the switched connected to it. It has several inputs. Clock, End receiving, End process, End transmit, Begin Process, End Process are in puts.

Last bit of transmission gives the signal that receiving is over. There is a manual switch in processing cycle. It also notifies the last bits of transmission. Main control module catches the combination of these switches and changes in the status of registers.

Structure of the Main Controller is as follows.



2.3.3 ALU - ARITHMETIC AND LOGIC UNIT

All the *Arithmetic and Logic operations* of the *processor* are handled by ALU. Two inputs are taken from the *register R* and *AC*, and the output is stored back to *AC* as mentioned previously. The $alu_op[1:0]$ flag indicates which operation needs to be done in the ALU. Those operations are as follows:


alu_op[1:0] Flag	Operation	Description
00	ADD	in1 + in2
01	SUB	in1 - in2
10	RIGHT SHIFT	in1 << in2
11	LEFT SHIFT	in1 >> in2

After an ALU operation, the Z flag is set to zero (Z=0 when $AC\neq 0$) or one (Z=1 when AC=0).



2.3.4 AC - ACCUMULATOR


AC is a *special purpose register* which is connected directly to ALU. For any ALU operation, one input is directly taken from the AC; furthermore, the result is also stored to AC after the ALU operation. Therefore, it gets data from both bus and ALU. When *alu_to_ac* is set to 1, 16-bit output of the ALU is loaded to AC; moreover, when *write_en* is set to 1, 16-bit data in the bus is loaded to AC.



2.3.5 CU - CON.....

Control Unit (CU) directs the operation of the processor. That means, it guides how to respond to the instructions that flow to memory, arithmetic logic unit, input and output devices.

Basic diagram with a flow of instruction can be shown as follows.




- 1. Fetch instruction from memory
- 2. Decode instruction into Commands
- 3. Execute commands
- 4. Store results in memory

There are different functions of control unit. It controls the data flow inside the processor. Control unit receives external instructions and converts it into sequence of signals. Then CU applies register—transfer level operations for those instructions. It decodes individual instruction in to several sequential steps as fetching addresses, data from registers, memory managing execution, storing data back to memory or registers. Control unit is able to schedule micro

instructions between the selected execution units in ALU or other functions. So that control unit can be classified in three ways as instruction unit, scheduling unit and retirement unit. Results that are coming out from instruction pipeline are mainly handled by the retirement unit.

Instruction memory, status, z flag are the inputs of the module and alu_op, write_en, read_en and end process are the outputs. ALU op is 3 bits wide while write_en and read_en are 16 bits wide.



ALU Operation

ALU operations are controlled by this unit which is 3 bits wide. It allows for 8 ALU operations. As an instance 000 stands for ln1 +ln2. 010 stands for ln1-ln2.

Write En

This is 16 bits wide signal which is connected to the registers. When write_en =1, data in the bus is written to the registers. Different registers are connected to 16 bits of wire separately. So that registers can be written parallel with the same value in bus (setting to write _en =1).

Registers and the relevant write en values are given in the following table.

Bit B	Bit	Bit	Bit	Bit 12	Bit										
16 1	15	14	13	DATA	11	10	09	80	07	06	05	04	03	02	01
N/A N	N/A	ALU	INS	MEM	R1	R2	R3	R4	R5	R	AC	IR	N/A	DAR	PC
		то	MEM												
		AC													

Read_en

Outputs of all registers are connected to the bus with 16 bits wide signal. Read_en determines the which output should be fetched into the bus. It eliminates the error of writing two registers at the same time.

Table with relevant register values in read en is shown herewith.

READ_EN VALUE	REGISTER
0000	Unused

0001	PC
0010	DAR
0011	DR
0100	IR
0101	AC
0110	R
0111	R1
1000	R2
1001	R3
1010	R4
1011	R5
1100	DM
1101	IM

Increment_en

This is 16 bits long signal connecting to different registers. When increment_en =1 , values in the registers gets incremented by one.

Table with relevant register values in increment_en is shown herewith.


Bit B	Bit	Bit	Bit	Bit 12	Bit										
16 1	15	14	13	DATA	11	10	09	80	07	06	05	04	03	02	01
N/A N	N/A	ALU	INS	MEM	R1	R2	R3	R4	R5	R	AC	IR	N/A	DAR	PC
		ТО	MEM												
		AC													

2.3.6 DATA MEMORY (DRAM)

It is the main memory to store data. It stores the data before it transmitted to the computer. UART converts serial data to bytes and Data is sent to DRAM for storing. Memory is 8 bits long and 65536 locations are inside that. Each pixel value can be range between 0-255.

Structure of the data memory is as follows.

datamemory:datamemory1



Internal data storage of DRAM is shown as follows.

16 bits address		8 bit	s ad	dres	S		o <u>ne p</u> ixel
0x0000						•	
0x0001							
0xFFFF							

2.3.7 INSTRUCTION MEMORY (IRAM)


Data is used only for read in ROM. It is executed one after the other where instructions are located in the instruction memory location.

instr_memory:instr_memory1

```
clock
write_en
addr[15..0]
instr_in[15..0]
```


2.3.8 REGISTERS WITHOUT INCREMENT

When data needed for relevant processing tasks needs to be stored temporally, *registers* can be used. In these types of registers, incrementing the register value needs to be done through the ALU. They cannot be directly incremented. Data stored in the register can be accessed through the *dataout*[15:0] pin once the *read_en*[3:0] flag of the bus is enabled. Similarly, when the *write_en* pin is enabled (set to 1) during the positive edge of the clock cycle, data in the bus is read and stored to the register.



2.3.9 REGISTERS WITH INCREMENT


These types of registers can be incremented by 1, after setting the *inc_en* pin to 1 during the positive edge of the clock cycle. There is no need of an ALU operation for incrementing the register value. These registers are used to keep track of loop iterations, without making the process much slower.



2.3.10 BUS


Bus consists of set of wires or connector which transport data. It is allowed to bundle several binary signals and addressed them with single name.

Below is an example of a 4 bit Bus. We used a 16-bit bus for the above processor.



16 blocks will be presented to handle 4 bit data bus.

Rin of one raw is Rout of the previous row. Following diagram shows the relationship.



ir[15..0] pc[15..0] ac[15..0] dm[7..0] im[15..0]

2.3.11 SELECTOR

This module is used to select the output of the processor to the UART and the memory unit depending on the input signals to the processor. This gives

commands either to the UART to start receiving data and store them in the DRAM or to the processor to process data according to the requirements or to the UART to start transmitting data stored in the DRAM. Moreover, this module is used to select the DRAM and IRAM addresses according to the requirement and to select accessing modes of RAMs (read / write).


It is used to select from the communication module or the processor. Structure of the selector is as follows.

| clock | dm_en | data_write_en | data_in_com[7..0] | data_out_com[15..0] | data_out_com[15..0] | data_com[15..0] | data

Selector checks the status from the main controller to selects whether value from processor or receiver should be stored in the memory.


2.3.12 CLOCK DIVIDER

Since the operations of the communication modules tend to become inaccurate at faster clocks, a clock divider which provides the half of the input frequency needed to be used. In this module, the input frequency 50Hz, which is the clock signal produced by the oscillator in *Altera DE2-115* board, is halved and provided at the output.



2.3.13 COMMUNICATION COMPONENTS


Transmission of data between the computer and the FPGA board is handled by this module. It works under Receiving, Processing, Transmitting and All Done states. The diagram of the *communication module* is as follows:



Under this module, following sub modules are used.

Baud Generator:

When compared to the clock used in the FPGA board (25MHz), the speed of the serial communication (9600 bits/s) is different. This may lead to inaccurate data communication since the original clock rate is not an integer multiple of transmission rate in base 2. Therefore, to synchronize the transmission rate and the original clock rate, a *Baud Generator* is used.




Receiver:

This module is used to receive serial data from a computer and output the received data bytes (8 bits at a time). Data is received through the serial pin with a clock. Register which contains the received data and the ready signal is given as outputs. Several parameters are used to maintain the states of the data receiving process. Following registers are used to store data during the process.

reg [7:0] r_Clock_Count- Number of clocks spent after receiving new data bit

```
reg [2:0] r_Bit_Index - Index of the current bit of the data byte
reg [7:0] r_Rx_Byte - Data byte
reg r_Rx_ready - Data is ready to output
reg [2:0] r_state - Current state of the data receiving process
```




Transmitter:

This module is used to transmit serial data from the board to the computer and output the current state of the data transmitting process. Data byte need to be transmitted is taken as the input with a clock and the ready signal. Serial data is given as the output with the done signal. Several parameters are used to maintain the states of the data transmitting process. Following registers are used to store data during the transmitting process.

```
reg [2:0]
                             - Current state of the data transmitting process
              r state
reg [7:0]
              r Clock Count- Number of clocks spent after transmitting the last bit
reg [2:0]
                             - Index of the last sent bit
              r Bit Index
                             - Sending data byte
reg [7:0]
              r_Tx_Data
              r_Tx_Done

    Data transmitting state (finished/not finished)

reg
                             - Current data transmitting state
reg
              r_Tx_Active
```




03. ALGORITHM AND DESIGN CONSIDERATIONS

3.1 DATA PROCESSING TECHNIQUES

How do we use pixel data in the 256x256 image and how we get it into DRAM?

The initial step for the given task is storing the data included in the pixels of the 256x256 image in to a text file. This can be done using MATLAB software. All the pixel values of the image is transformed to an array and written in a text file. The code snippet used for this task is given in the Appendix 'matching number' (01). Data arrangement in the image and the text file is given below.


а	b	С	d	е
f	g	h	i	j
k	I	m	n	0
р	q	r	S	t
u	V	W	Х	У



Image

Text file

Then this data in the text file need to be sent to the serial port of the PC which is connected to the RS232 connector coming from the development board and then transmit to the UART receiver. The code snippet used to send the numerical data in the text to the serial port is given in Appendix 'matching number' (02). After that using the 'UART_RX' module, this data can be stored in the data memory (DRAM). In order to store this in the processor memory, a memory module needs to be initialized. This is done using the 'IP Catalog' of the 'Quartus' Programme. The schematic diagram of the DRAM is given below.



How do we get the final processed data for the output image?

The processed data in the DRAM is transmitted from the development board using the 'UART_TX' transmitter to the serial port. Then using MATLAB, this data can be written to a text file as an array. After that, this array can be transformed in to a matrix corresponding to the down sampled matrix and obtain the final output image. The code snippet used for this task is given in the Appendix 'matching number' (03)

3.2 FILTERING (LOW PASS) ALGORITHM

In order to reduce the effects of aliasing caused by the high frequency components in the image, the image needs to be low pass filtered, prior to down sampling it. This part was implemented in MATLAB by using a Gaussian low pass filter.

The following 256×256 image is used to describe the necessity of low pass filtering the image before down sampling it.



Figure 1: Original RGB Image

After converting the original RGB image in *Figure 1* into a gray scale image by using the "rgb2gray(image)" function, white dots which can be considered as high frequency components, are clearly visible. In order to filter this image, a 3×3 kernel that has a half width of size 1 is used. Moreover, the used sigma value that determines the extent of the smoothing is 2/3. The function which was used to create the Gaussian filter Kernel is as follows:

$$Gaussian(x,y) = \frac{1}{2\pi\sigma^2} \times e^{\frac{-(x^2+y^2)}{2\sigma^2}}$$

By using the above function, following filter kernel was obtained.

0.0377	0.1163	0.0377
0.1163	0.3581	0.1163
0.0377	0.1163	0.0377

Using the above filter kernel, the image was filtered. After down sampling it, following 64×64 image in *Figure 2* was obtained. The image in *Figure 3* is the image which was down sampled without filtering it.



Figure 2: Down Sampled Image after Filtering



Figure 3: Down Sampled Image without Filtering

By looking at those pictures, it can be clearly seen that the high frequency components in the original image have caused aliasing effects to the image which was down sampled without filtering (*Figure 3*).

3.3 DOWN SAMPLING ALGORITHM

An 256×256 image is down sampled to an 64×64 image. The average intensity value which was computed using 4 nearby pixel values is assigned to the each pixel value in the





down sampled image. The image which was used in this project, Gaussian low pass filtered image and its down sampled image are provided below.



Figure 4: Down Sampled Image

Figure 4: Original Gray Scale
Image

HMS

Figure 5: Low Pass Filtered
Image

Low pas filtering

The filtering algorithm is based on the 3x3 Gaussian kernel given in Figure 03. The middle pixel location is considered as (0,0) and the standard deviation s 0.6. Used Gaussian function is;

$$Gaussian(x,y) = e^{\frac{(x^2+y^2)}{2\sigma^2}}$$

0.0622	0.2489	0.0622
0.2489	1	0.2489
0.0622	0.2489	0.0622

Figure 5: Gaussian Kernel

But processing decimal values are complex when designing the processor. Therefore, the kernel is first normalized so that the sum of the kernel is a power of 2 and then approximated to integer values.

0.99	3.99	0.99
3.99	16	3.99
0.99	3.99	0.99

Figure 6: Normalized kernel

If the value 3.99 is approximated to 4, the sum of the kernel is 36 which cannot be written as a power of 2. Therefore, it is approximated to 3 which give the sum 32. But the effect of error needs to be considered during the evaluation.


1	3	1
3	16	3
1	3	1

Figure 7: Approximated Kernel

Then the filtering an image can be done using the approximated kernel by moving the kernel along the image. Normalized, weighted sum is taken as the filtered value of a pixel.

Down sampling algorithm

A simple down sampling algorithm is used for this processor to avoid errors. According to this algorithm, if the down sampling factor is k, 1 pixel is selected from adjacent k pixels of the filtered image while maintaining the order. Following is where the factor is 4.



Implementation of these algorithms in assembly code is described in the following sections of the document.

ASSEMBLY CODE

THE ASSEMBLY CODE IS INITIATED FOR THE FILTERING PROCESS.

- [0] = LOADIM;
- [1] = 16'D257; // STARTING PIXEL 8'D6;
- [2] = MOVACR1;
- [3] = NOP;
- [4] = NOP;
- [5] = NOP;
- [6] = NOP;

```
[7] = NOP;
[8] = NOP;
[9] = MOVR1AC;
[10] = LDAC;
[11] = MOVACR;
[12] = LOADIM;
[13] = 8'D4;
[14] = LSHIFT;
[15] = MOVACR4;
[16] = LOADIM;
[17] = 8'D1;
[18] = MOVACR;
[19] = MOVR1AC;
[20] = ADD;
[21] = LDAC;
[22] = MOVACR5; //R5 HAS RIGHT
[23] = MOVR1AC;
[24] = SUB;
[25] = LDAC;
[26] = MOVACR;
[27] = MOVR5AC;
[28] = ADD;
[29] = MOVACR5; //R5 HAS RIGHT+LEFT
[30] = LOADIM;
[31] = 16'D256; // ADDED TO GET BOTTOM PIXEL 8'D5;
[32] = MOVACR;
[33] = MOVR1AC;
[34] = ADD;
[35] = LDAC;
[36] = MOVACR;
[37] = MOVR5AC;
[38] = ADD;
[39] = MOVACR5; // R5 HAS RIGHT+LEFT+BOTTOM
[40] = LOADIM;
[41] = 16'D256; // ADDED TO GET TOP PIXEL 8'D5;
[42] = MOVACR;
[43] = MOVR1AC;
[44] = SUB;
[45] = LDAC;
[46] = MOVACR;
[47] = MOVR5AC;
[48] = ADD;
[49] = MOVACR5; // R5 HAS RIGHT+LEFT+BOTTOM +TOP
[50] = MOVACR;
[51] = LOADIM;
[52] = 8'D1;
[53] = LSHIFT;
[54] = MOVACR;
```


```
[55] = MOVR5AC;
[56] = ADD;
[57] = MOVACR;
[58] = MOVR4AC;
[59] = ADD;
[60] = MOVACR4; //R4 HAS 3*(MIDPIXELS)
[61] = LOADIM;
[62] = 16'D257; // TO GET BOTTOM RIGHT AND TOP LEFT 8'D6;
[63] = MOVACR;
[64] = MOVR1AC;
[65] = ADD;
[66] = LDAC;
[67] = MOVACR5;
[68] = MOVR1AC;
[69] = SUB;
[70] = LDAC;
[71] = MOVACR;
[72] = MOVR5AC;
[73] = ADD;
[74] = MOVACR5;
[75] = LOADIM;
[76] = 8'D255; //TO GET BOTTOM LEFT 8'D4;
[77] = MOVACR;
[78] = MOVR1AC;
[79] = ADD;
[80] = LDAC;
[81] = MOVACR;
[82] = MOVR5AC;
[83] = ADD;
[84] = MOVACR5;
[85] = LOADIM;
[86] = 8'D255; //TO GET TOP RIGHT 8'D4;
[87] = MOVACR;
[88] = MOVR1AC;
[89] = SUB;
[90] = LDAC;
[91] = MOVACR;
[92] = MOVR5AC;
[93] = ADD;
[94] = MOVACR5;
[95] = MOVACR;
[96] = MOVR4AC;
[97] = ADD;
[98] = MOVACR;
[99] = LOADIM;
[100] = 8'D5; //TO DIVIDE BY 2^5 = 32
[101] = RSHIFT;
[102] = MOVACR4;
```

```
[103] = LOADIM;
[104] = 16'D257; // TO FIND STORING LOCATION
[105] = MOVACR;
[106] = MOVR1AC;
[107] = SUB;
[108] = MOVACDAR;
[109] = MOVR4AC;
[110] = STAC;
[111] = LOADIM;
[112] = 16'D65278; // 256*254+255-1 TO CHECK END IF ALL PIXEL
[113] = MOVACR;
[114] = MOVR1AC;
[115] = SUB;
[116] = JUMPZ;
[117] = 8'D138; // FINISH CONVOLUTION GO TO DOWNSAMPLE
[118] = LOADIM;
[119] = 8'D253; // TO CHECK END OF ROW 8'D2;
[120] = MOVACR;
[121] = MOVR2AC;
[122] = SUB;
[123] = JUMPZ;
[124] = 8'D129; // FOR INCREMENTING IF END_OF ROW
[125] = INCR2; // IF NOT END OF ROW
[126] = INCR1;
[127] = JUMP;
[128] = 8'D9; // JUMP TO START
[129] = INCR1;
[130] = INCR1;
[131] = INCR1;
[132] = LOADIM;
[133] = 8'D0;
[134] = MOVACR2;
[135] = JUMP;
[136] = 8'D9;
[137] = ENDOP;
AT THIS POINT, FILTERING ALGORITHM PART IS DONE AND STORED CORRESPONDING VALUE
IN THE DRAM. NEXT THING IS TO DOWN SAMPLE THE IMAGE.
[138] = LOADIM;
[139] = 8'D0;
[140] = MOVACR1; // SET LOADPIXEL = 0
[141] = MOVACR2; // SET ROWCOUNT = 0
[142] = MOVACR3; // SET SAVEPIXEL = 0
[143] = MOVR1AC; // BEGIN LOOP
[144] = LDAC;
[145] = MOVACR4;
[146] = MOVR3AC;
```


```
[147] = MOVACDAR;
[148] = MOVR4AC;
[149] = STAC;
[150] = MOVR1AC; //CHECK IF LAST PIXEL DONE
[151] = MOVACR;
[152] = LOADIM;
[153] = 16'D64764; // 256*252+253-1
[154] = SUB;
[155] = JUMPZ;
[156] = 8'D186; //ENDOP
[157] = MOVR2AC; // CHECK IF ROW DONE
[158] = MOVACR;
[159] = LOADIM;
[160] = 8'D252; // END OF LINE (ONE PIXEL BEFORE 254)
[161] = SUB;
[162] = JUMPZ;
[163] = 8'D171;// LOOP FOR LINE FINISH
[164] = INCR2;
[165] = INCR2;
[166] = INCR1;
[167] = INCR1;
[168] = INCR3;
[169] = JUMP;
[170] = 8'D143;// LOOP TO LINE BEGIN
[171] = LOADIM; // IF END OF ROW FOLLOW
[172] = 8'D0;
[173] = MOVACR2;
[174] = LOADIM;
[175] = 16'D260; // NEXT_GAP_LINE
[176] = MOVACR;
[177] = MOVR1AC;
[178] = ADD;
[179] = MOVACR1;
[180] = INCR3;
[181] = NOP;
[182] = NOP;
[183] = NOP;
[184] = JUMP;
[185] = 8'D143; // LOOP TO BEGINNING
[186] = ENDOP;
```

04. VERILOG IMPLEMENTATION

4.1 RTL DESIGN SIMULATION



Complete Processor with CPU and Memmory



Central Processing Unit including CU ALU and Registers

4.2 IMPLEMENTATION ON QUARTUS II

Our processor was developed by using ALTERA FPGA board. We chose Verilog HDL for developing the code. According to that we used Quartus Software to compile the Verilog code. After creating all modules inside the processor, we compiled whole Verilog document in Quartus and defined inputs, outputs for either switches or LEDs of each module by changing the pin planner option. Then we again compiled the Verilog document to see the how data paths were created between each module by using RTL viewer option.

Final task was to upload the compiled Verilog document. To do that there is a option in Quartus called Programmer. Then USB blaster was selected for Hardware Setup option and upload the .sof file into the Altera DE2-115 board.

Design Flow Summary

 Flow Status
 Successful - Sun Jun 18 03:20:25 2017

 Quartus Prime Version
 16.1.0 Build 196 10/24/2016 SJ Lite

Edition

Revision Name Processor
Top-level Entity Name ultimate
Family Cyclone IV E
Device EP4CE115F29C7

Timing Models Final

Total logic elements 1,040 / 114,480 (< 1 %)

Total registers 507

Total pins 12 / 529 (2 %)

Total virtual pins 0

Total memory bits 527,344 / 3,981,312 (13 %)

Embedded Multiplier 9-bit elements 0 / 532 (0 %)Total PLLs 0 / 4 (0 %)

Resource Usage Summary

Resource	Usage
Total registers	507
I/O registers	0
Dedicated logic registers	507
Total memory bits	527344
Total fan-out	6766
Total combinational functions	944
Maximum fan-out node	slowclock:slowclock1 clockout
Maximum fan-out	586
Logic elements by mode	
normal mode	753
arithmetic mode	191
Logic element usage by number of	LUT inputs
3 input functions	221
4 input functions	484
<=2 input functions	239
I/O pins	12
Estimated Total logic elements	1,122
Embedded Multiplier 9-bit	0
elements	
Average fan-out	4.35

Resource Utilization by Entity

Entity	Combination	Dedicated Logic
	al ALUTs	Registers
ultimate	944 (29)	507 (22)
communicate:communicate1	197 (113)	166 (93)
async_receiver:rx	40 (20)	41 (21)
async_transmitter:tx	44 (24)	32 (12)
datamemory:datamemory1	75 (67)	52 (49)

instr_memory:instr_memory1	18 (18)	40 (40)
main_control:main_control1	12 (12)	7 (7)
processor:processor1	570 (2)	185 (1)
ac:ac1	33 (33)	16 (16)
alu:alu1	191 (191)	17 (17)
bus:bus1	136 (136)	0 (0)
control:control1	94 (94)	7 (7)
regr:ir	0 (0)	16 (16)
regr:reg_r	0(0)	16 (16)
regr:regr_r4	0 (0)	16 (16)
regr:regr_r5	0 (0)	16 (16)
regrinc:dar	17 (17)	16 (16)
regrinc:pc	46 (46)	16 (16)
regrinc:regr_r1	17 (17)	16 (16)
regrinc:regr_r2	17 (17)	16 (16)
regrinc:regr_r3	17 (17)	16 (16)
selector:selector1	41 (41)	33 (33)
slowclock:slowclock1	2(2)	2(2)

05. PERFORMANCE EVALUATION

5.1 COMPARISON WITH MATLAB IMPLEMENTATIONS

In order to evaluate the performance of the processor we evaluated the difference between the outputs of the same algorithm on the same data (image) and compared them. For this task we simulated the algorithm that was input to the instruction memory in Matlab. The Matlab code for this is seen in appendix 1

The image output from the processor and the Matlab code were both in the correct dimensions. Therefore we subtracted the one image from the other and obtained Squared Sum of Differences (SSD) as the measure of accuracy. So lower the SSD the better the performance of the processor.

$$SSD = (ImageMatlab - ImageProcessor)^2$$

For the 5 images that we input to the algorithm with varying levels of intensity distribution and intensity values. The processor output image exactly matched with the Matlab image. Therefore the SSD values were 0 consistently.

We investigated the reasons that could have resulted in this perfect result and the following conclusion was reached

1. The reduced baud rate of 9600 bytes per second removes the possibility of having glitches in transmission and receiving data

- 2. The kernel that we used has a cumulative sum of 32 which implies that the divisions undertaken in the ALU are always a multiple of a power of 2. This reduces the probability of finite precision errors
- 3. Division by 32 results in a smaller error when rounded of compared to other lower alternatives such as 16 or 8
- 4. The division was performed after all the computations of the convolution operation were completed as a single step.
- 5. Implementing the division as divisions by powers of two where the dividend could be easily shifted left or right without using complex division routines in the ALU which could cause finite precision errors

5.2 VERIFICATION OF RESULTS USING ALTERNATE IMPLEMENTATIONS

The processor design that we used was specifically targeted at the purpose of down sampling an image therefore the instructions of the processor could be built in to the design itself. This enabled us to have the instructions to be written in a separate memory module that was initiated as a ROM where writing was not allowed. In a more flexible design of the processor. The memory would have to be implemented such that both the instructions and data can be written from outside

Since the process took less than 1 second to down sample the image the processing part took no significant time at all. However the communication components between the processor and the computer took significant time for implementation. The major reason for this is the unreliability of the communication media with increasing data speeds. A better mode of communication with higher accuracy could speed this process.

Even if the processor that we designed was fully capable of running any algorithm only constrained by the ISA, the speed of much complex algorithms would not be sufficient because of the inefficiencies in the data transfer inside the processor. Therefore the implementation of a cache memory might be advantageous in designing a processor for a more complicated processing task

06. REFERENCES

- https://en.wikipedia.org/wiki/Central processing unit
- https://en.wikipedia.org/wiki/Microprocessor
- https://en.wikipedia.org/wiki/Control unit
- http://www.fpga4student.com/2017/08/verilog-code-for-clock-divider-on-fpga.html
- https://en.wikipedia.org/wiki/Processor (computing)
- https://en.wikipedia.org/wiki/Processor#Computing

07. APPENDIX

8.1 MATLAB IMPLEMENTATION

The MATLAB code which was written to filter the image is provided below.

```
%% MATLAB Code for Low Pass Filtering an Image
clc;
close all;
clear all;
im = imread('C:\Users\user\Desktop\FPGA\Processor Design Project - Sem
5\MATLAB\im01 256.jpg'); % Open gray scale image
im double = im2double(im);
[M N] = size(im); % M = number of rows
%% Defining Parameters
hw = 1; % Half width of the Kernel
sigma = 2/3; % Sigma value that determines the extent of smoothing
[x y] = meshgrid([-hw:hw]', [-hw:hw]');
%% Defining Gausian Kernal
g = \exp(-(x.^2 + y.^2)/(2*sigma^2))/(2*pi*sigma^2);
%% Filtering the Image
filtered Im = zeros(M,N);
for i = 1+hw : M-hw
    for j = 1+hw : N-hw
        filtered Im(i,j) = sum(sum(g.*im double(i-hw:i+hw,j-hw:j+hw)));
    end
end
%% Filter Image Using In-built Functions
I1 = imfilter(im, g, 'conv');
I2 = filter2(im,g);
I3 = conv2(im,g);
%% Display Results
figure(1); imshow(im); title('Original Image');
figure(2); imshow(filtered_Im); title('Filtered Image');
figure(3), imshow(I1), title('Filtered Image Using Built-in Function');
%% Saving the Results
imwrite(filtered Im, 'Filtered Im.png');
```

The MATLAB code which was written to down sample the image is provided below.

```
%% MATLAB Code for Down Sampling an Image
clc;
close all;
clear all;
im = imread('C:\Users\user\Desktop\FPGA\Processor Design Project - Sem
5\MATLAB\Filtered Im.png'); % Open gray scale image
im double = im2double(im);
[M \ N] = size(im); % M = number of rows
%% Down Sampling Code
M \text{ new} = 64;
N new = 64;
Downsampling Factor = 4;
Downsampled Im = zeros(M new, N new);
for i=1:M new
    for j=1:N new
        Downsampled Im(i,j) = sum(im(Downsampling Factor*i,
Downsampling Factor*j-3:Downsampling Factor*j))/4;
end
Downsampled Im = uint8(Downsampled_Im);
%% Display Results
figure(1), imshow(im), title('Original Image');
figure (2), imshow (Downsampled Im), title ('Down-sampled Image');
%% Saving the Results
imwrite(Downsampled Im, 'DownSampled Im.png');
```

In order to compare the differences and similarities of the two images, a MATLAB code was written. In that code, the two histograms of the obtained images are compared. Furthermore, the differences between pixel values of the two images are compared, and the total difference is printed as a percentage. MATLAB code written for the above purpose is provided below.

```
%% MATLAB Code for Comparing Two Images
clc;
close all;
clear all;

im1 = imread('Filtered_DS.png');
im2 = imread('Only_DS.png');

%% Comparison between Two Histograms
figure(1);
```

```
subplot(2,2,1); imshow(im1); title('Image 1');
subplot(2,2,2); imshow(im2); title('Image 2');
subplot(2,2,3); imhist(im1); axis tight; title('Histogram of Image 1');
subplot(2,2,4); imhist(im2); axis tight; title('Histogram of Image 2');
%% Comparison Using the Difference between Pixel Values
[m n] = size(im1);
totPixels = m*n;
similar = 0;
different = 0;
binIm1 = im1 > 125;
binIm2 = im2 > 125;
for i=1:m
    for j=1:n
        if isequal(binIm1(i,j), binIm2(i,j))
            similar = similar + 1;
        else
            different = different + 1;
        end
    end
end
differencePercentage = (different/totPixels)*100;
fprintf('%f%% difference between the compared images \n%d pixels being
different to %d total pixels\n', differencePercentage, different,
totPixels );
```

8.2 ASSEMBLY CODE COMPILER

```
#This is the Assembler for the CPU
#We open the text file containing our algorithm written in assembly
language
assembly code = open("assembly code.txt", "r")
decimal_sequence = open("decimal sequence.txt", "w")
hex sequence = open("assembly hex.hex", "w")
#Read assembly code
assembly_text = assembly_code.read()
assembly_list = assembly_text.split('\n')
assembly code.close()
#print assembly list
#We require a function to convert our machine code to decimal
def b2d(binary):
      decimal = str(int('0b'+binary,2))
return decimal
#The assembler, which using our custom made ISA to convert assembly code to
machine code
def decode2decimal(instruction list):
      decimal_list=[]
      ISA = {
                  'IDLE' : '000000', #0
                  'LDAC' : '000011', #3
                  'MOVACR' : '000101', #5
                  'MOVACR1' : '000110', #6
                  'MOVACR2' : '000111', #7
                  'MOVACR3': '001000', #8
                  'MOVACR4' : '001001', #9
                  'MOVACR5' : '001010', #10
                  'MOVAC' : '001011', #11
                  'MOVRAC' : '001100', #12
                  'MOVR1AC' : '001101', #13
                  'MOVR2AC' : '001110', #14
                  'MOVR3AC' : '001111', #15
                  'MOVR4AC' : '010000', #16
                  'MOVR5AC' : '010001', #17
                  'STAC' : '001011', #19
                  'ADD' : '000001', #20
                  'SUB': '010110', #22
                  'LSHIFT' : '011000', #24
                  'RSHIFT' : '011010', #26
                  'INCAC' : '011100', #28
                  'INCR1' : '011110', #30
                  'INCR2': '011111', #31
                  'INCR3': '100000', #32
                  'LDIAC' : '100001', #33
                  'JMPZ' : '100011', #35
                  'JPNZ' : '100111', #39
                  'JUMP' : '101000', #40
                  'NOP' : '101001', #41
                  'ENDOP' : '101010', #42
      N = 256 #First pixel for CONV to start is N+1
      F CONV = (N*N-1) - (N+1) \# Final pixel for CONV to end
      \# 65278 \text{ for } N = 256
      F SAMP = (N*N-1)-(N+1)-(N+1)-(N+1) # Final pixel for DOWN SAMPLING to
      end
      # 64764 \text{ for } N = 256
      #Jump commands
```

```
JUMPZ1 = 129 \# To loop between rows of CONV
      JUMPZ2 = 138# To finish CONV and goto DOWN SAMP
      JUMPZ3 = 171# To loop between rows of DOWN_SAMP
      JUMPZ4 = 186 \# To finish entire operation
      JUMP1 = 9 # To Loop CONV
      JUMP2 = 143 # To Loop DOWN SAMP
      for instruction in instruction list:
            if instruction in ISA:
                  decimal list.append("6\'d"+b2d(ISA[instruction]))
            elif instruction == "[Address of N+4]":
                  decimal list.append("16\'d"+str(N+4))
            elif instruction == "[Address of N+1]":
                  decimal list.append("16\'d"+str(N+1))
            elif instruction == "[Address of N]":
                  decimal list.append("16\'d"+str(N))
            elif instruction == "[Address of N-1]":
                  decimal list.append("8\'d"+str(N-1))
            elif instruction == "[Address of N-3]":
                  decimal list.append("8 \ d"+str(N-3))
            elif instruction == "[Address of N-4]":
                  decimal list.append("8\'d"+str(N-4))
            elif instruction == "[Address of F CONV]":
                  decimal list.append("16\'d"+str(F CONV))
            elif instruction == "[Address of F SAMP]":
                  decimal list.append("16\'d"+str(F SAMP))
            else:
                  decimal list.append(str(instruction))
return decimal list
def decode2hex(instruction list):
      hex list=[]
      ISA = {
                  'IDLE': '000000', #0
                  'LDAC' : '000011', #3
                  'MOVACR' : '000101', #5
                  'MOVACR1' : '000110', #6
                  'MOVACR2' : '000111', #7
                  'MOVACR3' : '001000', #8
                  'MOVACR4' : '001001', #9
                  'MOVACR5' : '001010', #10
                  'MOVAC' : '001011', #11
                  'MOVRAC' : '001100', #12
                  'MOVR1AC' : '001101', #13
                  'MOVR2AC' : '001110', #14
                  'MOVR3AC' : '001111', #15
                  'MOVR4AC' : '010000', #16
                  'MOVR5AC' : '010001', #17
                  'STAC' : '001011', #19
                  'ADD' : '000001', #20
                  'SUB' : '010110', #22
                  'LSHIFT' : '011000', #24
                  'RSHIFT' : '011010', #26
                  'INCAC' : '011100', #28
                  'INCR1' : '011110', #30
                  'INCR2' : '011111', #31
                  'INCR3' : '100000', #32
                  'LDIAC' : '100001', #33
                  'JMPZ': '100011', #35
                  'JPNZ' : '100111', #39
                  'JUMP' : '101000', #40
'NOP' : '101001', #41
                  'ENDOP' : '101010', #42
```

```
N = 256 #First pixel for CONV to start is N+1
      F CONV = (N*N-1)-(N+1) \# Final pixel for CONV to end
      # 65278  for N = 256
      F SAMP = (N*N-1)-(N+1)-(N+1)-(N+1) # Final pixel for DOWN SAMPLING to
      end
      # 64764  for  N = 256
      for instruction in instruction list:
      if instruction in ISA:
            hex list.append(hex(int((ISA[instruction]), 2)))
      elif instruction == "[Address of N+4]":
            hex list.append(hex(N+4))
      elif instruction == "[Address of N+1]":
            hex list.append(hex(N+1))
      elif instruction == "[Address of N]":
           hex list.append(hex(N))
      elif instruction == "[Address of N-1]":
           hex list.append(hex(N-1))
      elif instruction == "[Address of N-3]":
           hex list.append(hex(N-3))
      elif instruction == "[Address of N-4]":
           hex_list.append(hex(N-4))
      elif instruction == "[Address of F CONV]":
            hex list.append(hex(F CONV))
      elif instruction == "[Address of F SAMP]":
           hex_list.append(hex(F SAMP))
      else:
            d = instruction.index('d')
            hex list.append(hex(int(instruction[d+1:])))
return hex list
decimal list = decode2decimal(assembly list)
hex list = decode2hex(assembly list)
len d = len(decimal list)
len h = len(hex list)
print(len h)
print(hex list)
decimal sequence.writelines(["%s\n"%value for value in decimal list])
decimal sequence.close()
hex sequence.writelines(["%s\n"%value[2:] for value in hex list])
hex sequence.close()
```

8.3 VERILOG CODES FOR THE PROCESSOR DESIGN

A. TOP MODULE

```
1 module top processor ( input wire data from pc ,
2 input wire fast_clock ,
3 input wire start_process
4 input wire start_transmit ,
5 output wire data_to_pc ,
6 output wire 10,
7 output wire 11,
8 output wire 12,
9 output wire 13,
10 output wire gl,
11 output wire g2,
12 output wire g3);
13
14 wire [7:0] dm out;
15 wire [15:0] im out;
16 wire [15:0] bus out;
17 wire dm en;
18 wire [15:0] dar out;
19 wire im_en;
20 wire [15:0] pc out;
21 wire end receiving ;
22 wire end process ;
23 wire end transmitting;
24 wire [1:0] status;
25 wire [15:0] data out com ;
26 wire en com ;
27 wire [15:0] addr com;
28 wire [7:0] data in com ;
29 wire clock;
30
31 reg begin process;
32 reg begin transmit;
34 wire [15:0] datain;
35 wire data write en ;
36 wire [15:0] data addr;
37 wire [15:0] instr in ;
38 wire instr write en ;
39 wire [15:0] instr addr;
40
41 reg [9:0] process switch buffer = 10'd0;
42 reg [9:0] transmit switch buffer = 10'd0;
43
44 always @(posedge clock)
45 begin
46 if (start process )
47 begin
48 if (process switch buffer == 10'd1023)
50 process switch buffer <= process switch buffer;
51 begin process <=1;
52 end
53 else
54 begin
55 process switch buffer <= process switch buffer + 10'd1;
56 begin process <=0;
```

```
57 end
58 end
59 else
60 begin
61 process switch buffer <= 10'd0;
62 begin process <= 0;
63 end
64 end
65
66 always @(posedge clock)
67 begin
68 if (start transmit )
69 begin
70 if (transmit switch buffer == 10'd1023 )
71 begin
72 transmit switch buffer <= transmit switch buffer;
73 begin transmit <=1;
74 end
75 else
76 begin
77 transmit switch buffer <= transmit switch buffer + 10'd1;
78 begin_transmit <=0;
79 end
80 end
81 else
82 begin
83 transmit switch buffer <= 10'd0;
84 begin transmit <= 0;
85 end
86 end
87
88 slowclock slowclock1 (.clockin(fast clock),
89 .clockout (clock));
90
91 instr memory instr memory1 (.clock(clock),
92 .write en (im en),
93 .addr(pc out),
94 .instr out (im out),
95 .instr_in (bus_out));
97 datamemory datamemory1 ( .clock(clock),
98 .write en (data write en ),
99 .addr(data addr),
100 .datain(datain),
101 .dataout(dm out));
102
103 processor processor1 (.clock(clock),
104 .dm out(dm out),
105 .im out(im out),
106 .dm en(dm en),
107 .im_en(im_en),
108 .pc_out(pc_out),
109 .dar_out(dar_out),
110 .status(status),
111 .bus_out(bus_out),
112 .end process (end process ));
113
114 selector selector1 ( .clock(clock),
115 .status(status),
116 .bus out (bus out),
117 .dm_en(dm_en),
118 .dar out(dar out),
```

```
119 .data out com (data out com ),
120 .en com(en com),
121 .addr com (addr com ),
122 .datain(datain),
123 .data_write_en (data_write_en ),
124 .data_addr (data_addr ),
125 .data_in_com (data_in_com ));
126
127 communicate communicate1 ( .clock(clock),
128 .status(status),
129 .end receiving (end receiving ),
130 .end transmitting (end transmitting),
131 .data in com (data in com ),
132 .data_out_com (data_out_com ),
133 .addr_com (addr_com ),
134 .data_to_pc (data_to_pc ),
135 .data from pc (data from pc ),
136 .en com(en com));
137
138 main control main_control1 (.clock(clock),
139 .end receiving (end receiving),
140 .end_process (end_process ),
141 .end_transmitting (end_transmitting),
142 .begin_process (begin_process ),
143 .begin transmit (begin transmit),
144 .status(status),
145 .10(10),
146 .11(11),
147 .12(12),
148 .13(13),
149 .gl(gl),
150 .g2(g2),
151 .g3(g3));
152
153 endmodule
```

B. THE PROCESSOR

```
1 module processor (input clock,
2 input [7:0] dm out,
3 input [15:0] im out,
4 input [1:0] status,
6 output reg dm en,
7 output reg im en,
8 output [15:0] pc out,
9 output [15:0] dar out,
10 output [15:0] bus out,
11 output end process );
12
13
14
15 wire [2:0] alu op;
16 wire [15:0] alu out;
18 wire [15:0] regr out ;
19 wire [15:0] regr1 out;
20 wire [15:0] regr2 out;
21 wire [15:0] regr3 out ;
22 wire [15:0] regr4 out;
23 wire [15:0] regr5 out ;
```

```
24
25 wire [15:0] ac_out;
27 wire [15:0] ir out;
28
29 wire [15:0] write en ;
30 wire [3:0] read en;
31 wire [15:0] inc en;
32 wire [15:0] mem0;
33 wire [15:0] mem1;
34 wire [15:0] mem2;
35 wire [15:0] mem3;
36 wire [15:0] mem4;
37 wire [15:0] mem5;
38 wire [15:0] mem6;
39 wire [15:0] mem7;
40 wire [15:0] mem8;
41
42 wire [15:0] z;
43
44 regr reg r(.clock(clock), .write en (write en
[6]),.datain(bus out),.dataout(regr out ));
45
46 regrinc regr r1(.clock(clock), .write en (write en
[7]),.datain(bus_out),.dataout(regr1_out
),.inc en(inc en[4]));
47
48 regrinc regr r2(.clock(clock), .write en (write en
[8]),.datain(bus out),.dataout(regr2 out
),.inc en(inc en[5]));
49
50 regrinc regr r3(.clock(clock), .write en (write en
[9]),.datain(bus out),.dataout(regr3 out
),.inc en(inc en[6]));
52 regr regr r4(.clock(clock), .write en (write en
[10]),.datain(bus out),.dataout(regr4 out ));
54 regr regr r5(.clock(clock), .write en (write en
[11]),.datain(bus_out),.dataout(regr5_out));
56 regrinc dar(.clock(clock), .write en (write en
[2]),.datain(bus out),.dataout(dar out),.
inc en(inc en[3]));
58 regr ir(.clock(clock), .write en (write en
[4]),.datain(bus out),.dataout(ir out));
Date: July 19, 2018 processor.v Project: processor design
Page 2 of 2 Revision: processor design
59
60 bus
61
bus1(.r1(regr1 out ),.r2(regr2 out ),.r3(regr3 out ),.r4(regr4 out ),
.r5(regr5 out),.r(
regr out ),.dar(dar out),.ir(ir out),.pc(pc out),.ac(ac out),.dm(dm o
ut),.im(im out),.busout(
bus out),.read en(read en),.clock(clock));
62
63 ac ac1(.clock(clock), .write en (write en
[5]),.datain(bus out),.dataout(ac out),.alu out(
alu out), .alu to ac (write en [14]), .inc en(inc en[2]));
64
```

```
65 regrinc pc(.clock(clock), .write en (write en
[1]),.datain(bus out),.dataout(pc out),.
inc_en(inc_en[1]));
66
67 alu
68
69
alu1(.clock(clock),.in1(regr out ),.in2(ac out),.alu op(alu op),.alu
out(alu out),.z(z));
70
71 control
72
73 control1 (.clock(clock),.z(z),.instruction
(ir_out),.alu_op(alu_op),.write_en (write_en ),.
read en(read en), .inc en(inc en), .end process
(end process ),.status(status));
75 always @ (posedge clock)
76
77 if (status == 2'b01)begin
78 dm en <= write en [12];
79 im en <= write en [13];
80
81 end
82
83 endmodule
```

C. STATE MACHINE

```
1 module main control ( input clock,
2 input end receiving ,
3 input end process,
4 input end transmitting,
5 input begin_process ,
6 input begin transmit,
7 output reg [1:0] status,
8 output reg 10,
9 output reg 11,
10 output reg 12,
11 output reg 13,
12 output reg g1,
13 output reg g2,
14 output reg g3);
15
16 reg [1:0] present = 2'b00;
17 reg [1:0] next = 2'b00;
18
19 parameter
20 receive = 2'b00,
21 process = 2'b01,
22 transmit = 2'b10,
23 alldone = 2'b11;
24
25 always @(posedge clock)
26 begin
27 if (begin process )
28 begin
29 g1 <= 1;
30 end
```

```
31 if (begin transmit)
32 begin
33 g2 <= 1;
34 end
35 if (end_receiving)
36 begin
37 g3 <= 1;
38 end
39 end
40
41 initial
42 begin
43 g1 <= 0;
44 g2 <= 0;
45 10 <= 0;
46 11 <= 0;
47 12 <= 0;
48 13 <= 0;
49 g3 <= 0;
50 end
51
52 always @(posedge clock)
53 present <= next;
54
55 always @(present or begin transmit or begin process or
end receiving or end process or
end_transmitting )
56 case (present)
57 receive: begin
58 status <= 2'b00;
59 10 <=1;
60 11 <=0;
61 12 <=0;
Date: July 19, 2018 main control.v Project: processor design
Page 2 of 2 Revision: processor design
62 13 <=0;
63
64 if (end receiving && !end process && !end transmitting )
65 next<=process;
66 else
67 next<=receive;
68 end
69
70 process: begin
71 status <= 2'b01;
72 10 <=1;
73 11 <=1;
74 12 <=0;
75 13 <=0;
76
77 if (end receiving && end process && !end transmitting &&
begin transmit )
78 next<=transmit;
79 else
80 next<=process;
81 end
82
83 transmit : begin
84 status <= 2'b10;
85 10 <=1;
86 11 <=1;
87 12 <=1;
```

```
88 13 <=0;
90 if (end receiving && end process && end transmitting )
91 next<=alldone;
92 else
93 next<=transmit;
94 end
95
96 alldone: begin
97 status <= 2'b11;
98 10 <=1;
99 11 <=1;
100 12 <=1;
101 13 <=1;
102 next<=alldone;
103 end
104 endcase
105
106 endmodule
```

D. ALU - ARITHMETIC AND LOGIC UNIT

```
1 module alu(input clock,
2 input [15:0] in1,
3 input [15:0] in2,
4 input [2:0] alu_op,
5 output reg [15:\overline{0}] alu out,
6 output reg [15:0] z );
8 always @(posedge clock)
9 begin
10 case (alu op)
11 3'd1: alu_out <= in1 + in2;
12 3'd2: alu out <= in2 - in1;
13 3'd3: alu out <= in1 << in2;
14 3'd4: alu_out <= in1 >> in2;
15 endcase
16
17 if (alu out==0)
18 z <= 1;
19 else
20 z <= 0;
21 end
22
23 endmodule
```

E. AC - ACCUMULATOR

```
1 module ac( input clock,
2 input write_en ,
3 input [15:0] datain,
4 output reg [15:0] dataout = 16'd0,
5 input [15:0] alu_out,
6 input alu_to_ac ,
7 input inc_en);
8
9 always @(posedge clock)
```

```
10 begin
11 if (inc_en == 1)
12 dataout <= dataout + 16'd1;
13 if (write_en == 1)
14 dataout <= datain;
15 if (alu_to_ac == 1)
16 dataout <= alu_out;
17 end
18
19 endmodule</pre>
```

F. CU - CONTROL UNIT

```
1 module control(input clock,
2 input [15:0] z,
3 input [15:0] instruction,
4 output reg [2:0] alu_op,
5 output reg [15:0] write en ,
6 output reg [15:0] inc en,
7 output reg [3:0] read en,
8 output reg end process,
9 input [1:0] status );
10
11 reg [5:0] present = 6'd0;
12 reg [5:0] next = 6'd0;
13
14 parameter
15 fetch1 = 6'd1,
16 fetch2 = 6'd2,
17 loadac1 = 6'd3,
18 loadac2 = 6'd4,
19 loadac1x = 6'd50,
20 loadac2x = 6'd51,
21 movacr = 6'd5,
22 movacr1 = 6'd6,
23 movacr2 = 6'd7,
24 movacr3 = 6'd8,
25 \text{ movacr4} = 6'd9
26 \text{ movacr5} = 6'd10,
27 movacdar = 6'd11,
28 movrac = 6'd12,
29 movrlac = 6'd13,
30 movr2ac = 6'd14,
31 movr3ac = 6'd15,
32 \text{ movr4ac} = 6'd16,
33 movr5ac = 6'd17,
34 movdarac = 6'd18,
35 \text{ stac} = 6'd19,
36 \text{ stacx} = 6'd49,
37 stacy = 6'd52,
38 \text{ add1} = 6'd20,
39 \text{ add2} = 6' d21,
40 sub1 = 6'd22,
41 \text{ sub2} = 6'd23,
42 lshift1 = 6'd24,
43 lshift2 = 6'd25,
44 rshift1 = 6'd26,
45 \text{ rshift2} = 6'd27,
46 incac = 6'd28,
47 \text{ incdar} = 6'd29
```

```
48 \text{ incr1} = 6'd30,
49 \text{ incr2} = 6'd31,
50 \text{ incr3} = 6'd32,
51 \text{ loadim1} = 6'd33,
52 \text{ loadim2} = 6'd34,
53 \text{ loadimx} = 6'd45,
54 \text{ jumpz1} = 6'd35,
55 \text{ jumpz2} = 6'd36,
56 \text{ jumpz3} = 6'd37,
57 \text{ jumpz4} = 6'd38,
58 \text{ jumpz}2x = 6'd46,
59 \text{ jumpz}3x = 6'd47,
60 jumpz4x = 6'd48,
61 \text{ jumpnz1} = 6'd39,
62 \text{ jump1} = 6'd40,
Date: July 19, 2018 control.v Project: processor design
Page 2 of 9 Revision: processor design
63 nop = 6'd41,
64 \text{ endop} = 6'd42,
65 \text{ fetchx} = 6'd44
66 \text{ stac2} = 6'd43,
67 idle = 6'd0;
68
69 always @(posedge clock)
70 present <= next;
71
72 always @(posedge clock)
73 begin
74 if (present == endop)
75 end_process <= 1'd1;
76 else
77 end_process <= 1'd0;
78 end
79
80 always @(present or z or instruction or status)
81 case (present)
82 idle: begin
83 read en <= 4'd0;
84 write en <= 16'b00000000000000;
85 inc en <= 16'b00000000000000;
86 alu op <= 3'd0;
87 if (status == 2'b01)
88 next <= fetch1;
89 else
90 next <= idle;
91 end
92
93 fetch1: begin
94 read en <= 4'd13;
95 write_en <= 16'b000000000010000 ;
97 alu op <= 3'd0;
98 next <= fetchx;
99 end
100
101 fetchx: begin
102 read en <= 4'd13;
103 write en <= 16'b000000000010000;
105 alu op <= 3'd0;
106 next <= fetch2;
107 end
```

```
108
109 fetch2: begin
110 read en <= 4'd13;
113 alu op <= 3'd0;
114 next <= instruction [5:0];
115 end
116
117 loadac1: begin
118 read en <= 4'd5;
119 write en <= 16'b000000000000000;
121 alu_op <= 3'd0;
122 next <= loadac1x ;
123 end
138
139 loadac1x : begin
140 read en <= 4'd5;
141 write en <= 16'b000000000000000;
143 alu op <= 3'd0;
144 next <= loadac2x ;
145 end
146
147 loadac2x : begin
148 read en <= 4'd12;
149 write en <= 16'b000000000100000 ;
150 inc en <= 16'b000000000000000;
151 alu op <= 3'd0;
152 next <= loadac2;
153 end
154
155 loadac2: begin
156 read en <= 4'd12;
157 write en <= 16'b000000000100000 ;
159 alu op <= 3'd0;
160 next <= fetch1;
161 end
162
163 movacr: begin
164 read en <= 4'd5;
165 write en <= 16'b000000001000000;
166 inc en <= 16'b00000000000000;
167 alu_op <= 3'd0;
168 next <= fetch1;
169 end
170
171 movacr1: begin
172 read en <= 4'd5;
173 write en <= 16'b000000010000000;
174 inc en <= 16'b000000000000000;
175 alu_op <= 3'd0;
176 next <= fetch1;
177 end
178
179 movacr2: begin
180 read en <= 4'd5;
181 write en <= 16'b0000000100000000;
183 alu op <= 3'd0;
```

```
184 next <= fetch1;
185 end
186
188 read en <= 4'd5;
191 alu op <= 3'd0;
192 next <= fetch1;
193 end
194
195 movacr4: begin
196 read en <= 4'd5;
199 alu op <= 3'd0;
200 next <= fetch1;
201 end
202
203 movacr5: begin
204 read en <= 4'd5;
205 write en <= 16'b000010000000000;
207 alu op <= 3'd0;
208 next <= fetch1;
209 end
210
211 movacdar : begin
212 read en <= 4'd5;
213 write en <= 16'b000000000000000;
214 inc en <= 16'b000000000000000;
215 alu op <= 3'd0;
216 next <= fetch1;
217 end
218
219 movrac: begin
220 read en <= 4'd6;
221 write en <= 16'b000000000100000 ;
222 inc en <= 16'b000000000000000;</pre>
223 alu op <= 3'd0;
224 \text{ next} \leq \text{fetch1};
225 end
226
227 movrlac: begin
228 read en <= 4'd7;
229 write en <= 16'b000000000100000 ;
230 inc en <= 16'b00000000000000;
231 alu_op <= 3'd0;
232 next <= fetch1;
233 end
234
235 movr2ac: begin
236 read en <= 4'd8;
237 write en <= 16'b000000000100000 ;
238 inc en <= 16'b000000000000000;
239 alu_op <= 3'd0;
240 next <= fetch1;
241 end
242
243 movr3ac: begin
244 read en <= 4'd9;
245 write en <= 16'b000000000100000 ;
246 inc en <= 16'b000000000000000;
```

```
247 alu op <= 3'd0;
248 next <= fetch1;
249 end
250
251 movr4ac: begin
252 read en <= 4'd10;
253 write en <= 16'b000000000100000 ;
254 inc en <= 16'b000000000000000;
255 alu op <= 3'd0;
256 next <= fetch1;
257 end
258
259 movr5ac: begin
260 read en <= 4'd11;
261 write en <= 16'b000000000100000 ;
263 alu op <= 3'd0;
264 next <= fetch1;
265 end
266
267 movdarac : begin
268 read en <= 4'd2;
269 write en <= 16'b000000000100000 ;
270 inc en <= 16'b000000000000000;</pre>
271 alu op <= 3'd0;
272 next <= fetch1;
273 end
274
275 stac: begin
276 read en <= 4'd5;
277 write en <= 16'b00000000000000;
279 alu op <= 3'd0;
280 next <= stac2;
281 end
282
283 stac2: begin
284 read en <= 4'd5;
285 write en <= 16'b000100000000000;
286 inc en <= 16'b000000000000000;
287 alu op <= 3'd0;
288 next <= stacx;
289 end
290
291 stacx: begin
292 read en <= 4'd5;
293 write en <= 16'b00000000000000;
294 inc en <= 16'b000000000000000;
295 alu op <= 3'd0;
296 next <= fetch1;
297 end
298
299 add1: begin
300 read en <= 4'd0;
301 write en <= 16'b00000000000000;
302 inc en <= 16'b000000000000000;
303 alu op <= 3'd1;
304 next <= add2;
305 end
306
307 add2: begin
308 read en <= 4'd0;
```

```
309 write en <= 16'b11000000000000;
310 inc en <= 16'b000000000000000;</pre>
311 alu op <= 3'd1;
312 next <= fetch1;
313 end
314
315 sub1: begin
316 read en <= 4'd0;
317 write en <= 16'b00000000000000;
318 inc en <= 16'b00000000000000;
319 alu op <= 3'd2;
320 next <= sub2;
321 end
322
323 sub2: begin
324 read en <= 4'd0;
325 write en <= 16'b11000000000000;
326 inc en <= 16'b000000000000000;
327 alu op <= 3'd2;
328 next <= fetch1;
329 end
330
331 lshift1: begin
332 read en <= 4'd0;
333 write en <= 16'b00000000000000;
334 inc en <= 16'b000000000000000;
335 alu op <= 3'd3;
336 next <= lshift2;
337 end
338
339 lshift2: begin
340 read en <= 4'd0;
341 write en <= 16'b11000000000000;
342 inc en <= 16'b000000000000000;
343 alu op <= 3'd3;
344 next <= fetch1;
345 end
346
347 rshift1: begin
348 read en <= 4'd0;
350 inc en <= 16'b000000000000000;
351 alu op <= 3'd4;
352 next <= rshift2;
353 end
354
355 rshift2: begin
356 read en <= 4'd0;
357 write en <= 16'b11000000000000;
359 alu op <= 3'd4;
360 next <= fetch1;
361 end
362
363 incac: begin
364 read en <= 4'd0;
365 write en <= 16'b00000000000000;
366 inc en <= 16'b000000000000110 ;
367 alu op <= 3'd0;
368 next <= fetch1;
369 end
370
```

```
371 incdar: begin
372 read en <= 4'd0;
373 write en <= 16'b00000000000000;
374 inc en <= 16'b0000000000001010;
375 \text{ alu op} \le 3'd0;
376 next <= fetch1;
377 end
378
379 incr1: begin
380 read en <= 4'd0;
381 write en <= 16'b000000000000000;
382 inc en <= 16'b000000000010010 ;
383 alu_op <= 3'd0;
384 next \le fetch1;
385 end
386
387 incr2: begin
388 read en <= 4'd0;
389 write en <= 16'b00000000000000;
390 inc en <= 16'b000000000100010 ;</pre>
391 alu op <= 3'd0;
392 next <= fetch1;
393 end
394
395 incr3: begin
396 read en <= 4'd0;
397 write en <= 16'b00000000000000;
398 inc en <= 16'b0000000001000010;
399 alu op <= 3'd0;
400 next <= fetch1;
401 end
402
403 loadim1: begin
404 read en <= 4'd0;
405 write en <= 16'b00000000000000;
406 inc en <= 16'b000000000000000;
407 alu op <= 3'd0;
408 next <= loadimx;
409 end
410
411 loadimx: begin
412 read en <= 4'd13;
413 write en <= 16'b000000000000000;
414 inc en <= 16'b000000000000000;
415 alu op <= 3'd0;
416 next <= loadim2;
417 end
418
419 loadim2: begin
420 read en <= 4'd13;
421 write en <= 16'b000000000100000 ;
422 inc en <= 16'b000000000000000;
423 alu_op <= 3'd0;
424 next <= fetch1;
425 end
426
427 jump1: begin
428 read en <= 4'd0;
429 write en <= 16'b000000000000000;
430 inc en <= 16'b000000000000000;
431 alu op <= 3'd0;
432 next <= jumpz2x;
```

```
433 end
434
435 jumpz1: begin
436 read en <= 4'd0;
438 inc en <= 16'b000000000000000;
439 alu op <= 3'd0;
440 \text{ if } (z == 1)
441 next <= jumpz2x;
442 else
443 next <= jumpz4x;
444 end
445
446 jumpnz1: begin
447 read en <= 4'd0;
449 inc en <= 16'b000000000000000;
450 alu op <= 3'd0;
451 \text{ if } (z == 0)
452 next <= jumpz2;
453 else
454 next <= jumpz4;
455 end
456
457 jumpz2x: begin
458 read en <= 4'd13;
459 write_en <= 16'b000000000000000;
461 alu op <= 3'd0;
462 next <= jumpz2;
463 end
464
465 jumpz2: begin
466 read en <= 4'd13;
467 write en <= 16'b000000000000000;
468 inc en <= 16'b000000000000000;
469 alu op <= 3'd0;
470 next \leq jumpz3x;
471 end
472
473 jumpz3x: begin
474 read en <= 4'd13;
475 write en <= 16'b0000000000010000;
476 inc en <= 16'b00000000000000;
477 alu op <= 3'd0;
478 next <= jumpz3;
479 end
480
481 jumpz3: begin
482 read_en <= 4'd13;
483 write en <= 16'b000000000010000 ;
484 inc en <= 16'b000000000000000;
485 alu_op <= 3'd0;
486 next <= fetch2;
487 end
488
489 jumpz4x: begin
490 read en <= 4'd0;
491 write en <= 16'b00000000000000;
492 inc en <= 16'b000000000000000;
493 alu op <= 3'd0;
494 next <= jumpz4;
```

```
495 end
496
497 jumpz4: begin
498 read en <= 4'd0;
501 alu op \leq 3'd0;
502 next \leq jumpz3x;
503 end
504
505 nop: begin
506 read en <= 4'd0;
509 alu op <= 3'd0;
510 \text{ next} \leq \text{fetch1};
511 end
512
513 endop: begin
514 read en <= 4'd12;
517 alu_op <= 3'd0;
518 next <= endop;
519 end
520
521 default: begin
522 read en <= 4'd0;
523 write en <= 16'b000000000000000;
525 alu op \leq 3'd0;
526 next <= fetch1;
527 end
528 endcase
529
530 endmodule
```

G. DATA MEMORY (DRAM)

```
1 module datamemory (input clock,
2 input write en ,
3 input [15:0] addr,
4 input [15:0] datain,
5 output reg [7:0] dataout );
7 reg [7:0] ram [65535:0];
8
9 always @(posedge clock)
10 begin
11 if (write en == 1)
12 ram[addr] <= datain[7:0];</pre>
13 else
14 dataout <= ram[addr];
15 end
16
17 endmodule
```

H. INSTRUCTION MEMORY (IRAM)

```
1 module instr memory ( input clock,
2 input write en ,
3 input [15:0] addr,
4 input [15:0] instr in ,
5 output reg [15:0] instr out );
8 reg [15:0] ram [190:0];
10 parameter ldac = 8'd3;
11 parameter movacr = 8'd5;
12 parameter movacr1 = 8'd6;
13 parameter movacr2 = 8'd7;
14 parameter movacr3 = 8'd8;
15 parameter movacr4 = 8'd9;
16 parameter movacr5 = 8'd10;
17 parameter movacdar = 8'd11;
18 parameter movrac = 8'd12;
19 parameter movrlac = 8'd13;
20 parameter movr2ac = 8'd14;
21 parameter movr3ac = 8'd15;
22 parameter movr4ac = 8'd16;
23 parameter movr5ac = 8'd17;
24 parameter movdarac = 8'd18;
25 parameter stac = 8'd19;
26 parameter add = 8'd20;
27 parameter sub = 8'd22;
28 parameter lshift = 8'd24;
29 parameter rshift = 8'd26;
30 parameter incac = 8'd28;
31 parameter incdar = 8'd29;
32 parameter incr1 = 8'd30;
33 parameter incr2 = 8'd31;
34 parameter incr3 = 8'd32;
35 parameter loadim = 8'd33;
36 parameter jumpz = 8'd35;
37 parameter jumpnz = 8'd39;
38 parameter jump = 8'd40;
39 parameter nop = 8'd41;
40 parameter endop = 8'd42;
42 initial begin
43 ram[0] = loadim;
44 \text{ ram}[1] = 16'd257;
45 \text{ ram}[2] = \text{movacr1};
46 \operatorname{ram}[3] = \operatorname{nop};
47 \text{ ram}[4] = \text{nop};
48 \text{ ram}[5] = \text{nop};
49 \text{ ram}[6] = \text{nop};
50 \text{ ram}[7] = \text{nop};
51 \text{ ram}[8] = \text{nop};
52 \text{ ram}[9] = \text{movr1ac};
53 \text{ ram}[10] = 1 \text{dac};
54 \text{ ram}[11] = \text{movacr};
55 \text{ ram}[12] = loadim;
56 \text{ ram}[13] = 8'd4;
57 \text{ ram}[14] = 1 \text{shift};
58 \operatorname{ram}[15] = \operatorname{movacr4};
59 \text{ ram}[16] = loadim;
60 ram[17] = 8'd1;
61 \text{ ram}[18] = \text{movacr};
62 \operatorname{ram}[19] = \operatorname{movr1ac};
```

```
63 ram[20] = add;
64 \text{ ram}[21] = 1dac;
65 \text{ ram}[22] = \text{movacr5};
66 ram[23] = movr1ac;
67 \text{ ram}[24] = \text{sub};
68 \text{ ram}[25] = 1 \text{dac};
69 \text{ ram}[26] = \text{movacr};
70 ram[27] = movr5ac;
71 \text{ ram}[28] = \text{add};
72 \text{ ram}[29] = \text{movacr5};
73 \text{ ram}[30] = \text{loadim};
74 \text{ ram}[31] = 16'd256;
75 ram[32] = movacr;
76 \text{ ram}[33] = \text{movr1ac};
77 \text{ ram}[34] = add;
78 \text{ ram}[35] = 1\text{dac};
79 ram[36] = movacr;
80 ram[37] = movr5ac;
81 \text{ ram}[38] = \text{add};
82 ram[39] = movacr5;
83 ram[40] = loadim;
84 \text{ ram}[41] = 16'd256;
85 ram[42] = movacr;
86 ram[43] = movrlac;
87 \text{ ram}[44] = \text{sub};
88 \text{ ram}[45] = 1dac;
89 ram[46] = movacr;
90 ram[47] = movr5ac;
91 \text{ ram}[48] = \text{add};
92 \operatorname{ram}[49] = \operatorname{movacr5};
93 ram[50] = movacr;
94 \text{ ram}[51] = loadim;
95 \text{ ram}[52] = 8'd1;
96 ram[53] = lshift;
97 \text{ ram}[54] = \text{movacr};
98 ram[55] = movr5ac;
99 ram[56] = add;
100 \operatorname{ram}[57] = \operatorname{movacr};
101 \text{ ram}[58] = \text{movr4ac};
102 \text{ ram}[59] = \text{add};
103 \operatorname{ram}[60] = \operatorname{movacr4};
104 \operatorname{ram}[61] = \operatorname{loadim};
105 \text{ ram}[62] = 16'd257;
106 ram[63] = movacr;
107 ram[64] = movrlac;
108 \text{ ram}[65] = \text{add};
109 \, \text{ram}[66] = 1 \, \text{dac};
110 ram[67] = movacr5;
111 ram[68] = movr1ac;
112 \text{ ram}[69] = \text{sub};
113 ram[70] = 1dac;
114 \text{ ram}[71] = \text{movacr};
115 ram[72] = movr5ac;
116 \text{ ram}[73] = \text{add};
117 ram[74] = movacr5;
118 ram[75] = loadim;
119 ram[76] = 8'd255;
120 ram[77] = movacr;
121 \text{ ram}[78] = \text{movr1ac};
122 \text{ ram}[79] = \text{add};
123 \text{ ram}[80] = 1dac;
124 \text{ ram}[81] = \text{movacr};
```

```
125 \text{ ram}[82] = \text{movr5ac};
126 \text{ ram}[83] = \text{add};
127 \text{ ram}[84] = \text{movacr5};
128 \text{ ram}[85] = loadim;
129 \text{ ram}[86] = 8'd255;
130 ram[87] = movacr;
131 ram[88] = movrlac;
132 \text{ ram}[89] = \text{sub};
133 ram[90] = 1dac;
134 \text{ ram}[91] = \text{movacr};
135 \text{ ram}[92] = \text{movr5ac};
136 \text{ ram}[93] = \text{add};
137 \text{ ram}[94] = \text{movacr5};
138 \text{ ram}[95] = \text{movacr};
139 ram[96] = movr4ac;
140 \text{ ram}[97] = \text{add};
141 ram[98] = movacr;
142 \operatorname{ram}[99] = \operatorname{loadim};
143 \text{ ram}[100] = 8'd5;
144 \text{ ram}[101] = \text{rshift};
145 \text{ ram}[102] = \text{movacr4};
146 \, \text{ram}[103] = \text{loadim};
147 \text{ ram}[104] = 16'd257;
148 \text{ ram}[105] = \text{movacr};
149 ram[106] = movr1ac;
150 \text{ ram}[107] = \text{sub};
151 \text{ ram}[108] = \text{movacdar};
152 \text{ ram}[109] = \text{movr4ac};
153 \text{ ram}[110] = \text{stac};
154 \text{ ram}[111] = \text{loadim};
155 \text{ ram}[112] = 16'd65278;
156 \text{ ram}[113] = \text{movacr};
157 \text{ ram}[114] = \text{movr1ac};
158 \text{ ram}[115] = \text{sub};
159 ram[116] = jumpz;
160 \text{ ram}[117] = 8'd138;
161 \text{ ram}[118] = \text{loadim};
162 \text{ ram}[119] = 8'd253;
163 \, \text{ram}[120] = \text{movacr};
164 \text{ ram}[121] = \text{movr2ac};
165 \text{ ram}[122] = \text{sub};
166 \text{ ram}[123] = \text{jumpz};
167 \text{ ram}[124] = 8'd129;
168 \text{ ram}[125] = incr2;
169 \text{ ram}[126] = \text{incrl};
170 ram[127] = jump;
171 \text{ ram}[128] = 8'd9;
172 \text{ ram}[129] = \text{incrl};
173 \text{ ram}[130] = \text{incr1};
174 \text{ ram}[131] = incr1;
175 \text{ ram}[132] = loadim;
176 \text{ ram}[133] = 8'd0;
177 \text{ ram}[134] = \text{movacr2};
178 \text{ ram}[135] = \text{jump};
179 \text{ ram}[136] = 8'd9;
180 ram[137] = endop;
181 \text{ ram}[138] = \text{loadim};
182 \text{ ram}[139] = 8'd0;
183 \text{ ram}[140] = \text{movacr1};
184 \text{ ram}[141] = \text{movacr2};
185 \text{ ram}[142] = \text{movacr3};
186 \text{ ram}[143] = \text{movr1ac};
```

```
187 \text{ ram}[144] = 1dac;
188 \, \text{ram}[145] = \text{movacr4};
189 \text{ ram}[146] = \text{movr3ac};
190 ram[147] = movacdar;
191 ram[148] = movr4ac;
192 \text{ ram}[149] = \text{stac};
193 ram[150] = movr1ac;
194 \, \text{ram}[151] = \text{movacr};
195 \text{ ram}[152] = loadim;
196 \text{ ram}[153] = 16'd64764;
197 \text{ ram}[154] = \text{sub};
198 ram[155] = jumpz;
199 \text{ ram}[156] = 8'd186;
200 \text{ ram}[157] = \text{movr2ac};
201 \text{ ram}[158] = \text{movacr};
202 \, \text{ram}[159] = \text{loadim};
203 \text{ ram}[160] = 8'd252;
204 \text{ ram}[161] = \text{sub};
205 \text{ ram}[162] = jumpz;
206 \text{ ram}[163] = 8'd171;
207 \text{ ram}[164] = incr2;
208 \text{ ram}[165] = incr2;
209 \text{ ram}[166] = \text{incrl};
210 \text{ ram}[167] = incr1;
211 \text{ ram}[168] = incr3;
212 \text{ ram}[169] = \text{jump};
213 \text{ ram}[170] = 8'd143;
214 \text{ ram}[171] = loadim;
215 \text{ ram}[172] = 8'd0;
216 \text{ ram}[173] = \text{movacr2};
217 \text{ ram}[174] = \text{loadim};
218 \text{ ram}[175] = 16'd260;
219 ram[176] = movacr;
220 \text{ ram}[177] = \text{movr1ac};
221 \text{ ram}[178] = \text{add};
222 \text{ ram}[179] = \text{movacr1};
223 \text{ ram}[180] = \text{incr3};
224 \text{ ram}[181] = \text{nop};
225 \text{ ram}[182] = \text{nop};
226 \text{ ram}[183] = \text{nop};
227 \text{ ram}[184] = \text{jump};
228 \text{ ram}[185] = 8'd143;
229 ram[186] = endop;
230 end
231
232 always @(posedge clock) begin
233 if (write en == 1)
234 ram[addr] <= instr in [7:0];
235 else
236 instr out <= ram[addr];
237 end
238
239 endmodule
```

I. REGISTERS WITHOUT INCREMENT

```
1 module regr(input clock,
2 input write_en ,
3 input [15:0] datain,
```

```
4 output reg [15:0] dataout );
5
6 always @(posedge clock)
7 begin
8 if (write_en == 1)
9 dataout <= datain;
10 end
11
12 endmodule</pre>
```

J. REGISTERS WITH INCREMENT

```
1 module regrinc(input clock,
2 input write_en ,
3 input [15:0] datain,
4 output reg [15:0] dataout = 16'd0,
5 input inc_en);
6
8 always @(posedge clock)
9 begin
10 if (write_en == 1)
11 dataout <= datain;
12 if (inc_en == 1)
13 dataout <= dataout + 16'd1;
14 end
15
16 endmodule</pre>
```

K. BUS

```
1 module bus ( input clock,
2 input [3:0] read en,
3 input [15:0] r1,
4 input [15:0] r2,
5 input [15:0] r3,
6 input [15:0] r4,
7 input [15:0] r5,
8 input [15:0] r,
9 input [15:0] dar,
10 input [15:0] ir,
11 input [15:0] pc,
12 input [15:0] ac,
13 input [7:0] dm,
14 input [15:0] im,
15 output reg [15:0] busout );
16 always @(r1 or r2 or r3 or r4 or r5 or r or dar or ir or pc or ac
or im or read en or dm)
17
18 begin
19 case (read_en)
20 4'd1: busout <= pc;
21 4'd2: busout <= dar;
22 4'd4: busout <= ir;
23 4'd5: busout <= ac;
24 4'd6: busout <= r;
25 4'd7: busout <= r1;
26 4'd8: busout <= r2;
```

```
27 4'd9: busout <= r3;
28 4'd10: busout <= r4;
29 4'd11: busout <= r5;
30 4'd12: busout <= dm + 16'd0;
31 4'd13: busout <= im;
32 default: busout <= 16'd0;
33 endcase
34 end
35 endmodule</pre>
```

L. SELECTOR

```
1 module selector ( input clock,
2 input [1:0] status;
3 input [15:0] bus out,
4 input dm en,
5 input [1\overline{5}:0] dar out,
6 input [15:0] data_out_com ,
7 input en_com,
8 input [15:0] addr_com,
9 output reg [15:0] datain,
10 output reg data_write_en ,
11 output reg [15:0] data addr ,
12 output reg [7:0] data in com );
13
14 always @(posedge clock)
15 case (status)
16 2'b00:begin
17 datain <= data_out_com ;
18 data_write_en <= en_com;
19 data addr <= addr com ;
20 end
21
22 2'b01:begin
23 datain <= bus_out;
24 data_write_en <=dm_en;
25 data addr <= dar out;
26 end
27
28 2'b10:begin
29 data in com <= bus out[7:0];
30 data write en <= en com;
31 data addr <= addr com ;
32 end
33 endcase
34
35 endmodule
```

M. CLOCK DIVIDER

```
1 module slowclock ( clockin, clockout );
2
3 input clockin;
4 output clockout;
5
6 reg clockout = 1'b0;
7 reg counter = 1'b0;
8
9 always @ (posedge clockin)
10 begin
```

```
11 counter <= counter + 1'b1;
12 if(counter == 1'b1)
13 clockout <= ~clockout;
14 end
15 endmodule</pre>
```

N. BAUD RATE GENERATOR

```
1 module BaudTickGen (
2 input clk, enable,
3 output tick // generate a tick at the specified baud rate *
oversampling
4);
5 parameter ClkFrequency = 25000000 ;
6 parameter Baud = 115200;
7 parameter Oversampling = 1;
9 function integer log2(input integer v); begin log2=0;
while(v>>log2) log2=log2+1; end
endfunction
10 localparam AccWidth = log2(ClkFrequency /Baud)+8; // +/- 2% max
timing error over a byte
11 reg [AccWidth : 0] Acc = 0;
12 localparam ShiftLimiter = log2(Baud*Oversampling >> (31-
AccWidth )); // this makes sure Inc
calculation doesn't overflow
13 localparam Inc = ((Baud*Oversampling << (AccWidth -
ShiftLimiter ))+(ClkFrequency >>(
ShiftLimiter +1)))/(ClkFrequency >>ShiftLimiter);
14 always @(posedge clk) if(enable) Acc <= Acc[AccWidth -1:0] +
Inc[AccWidth :0]; else Acc <= Inc</pre>
[AccWidth : 0];
15 assign tick = Acc[AccWidth];
16 endmodule
```

O. TRANSMITTER

```
1 module uart tx
2 # (parameter CLKS PER BIT = 217)
3 (
4 input Clock,
5 input Tx DV,
6 input [7:0] Tx Byte,
7 output Tx Active,
8 output reg Tx Serial ,
9 output Tx Done
10);
11
12 parameter IDLE = 3'b000;
13 parameter TX START BIT = 3'b001;
14 parameter TX DATA BITS = 3'b010;
15 parameter TX STOP BIT = 3'b011;
16 parameter CLEANUP = 3'b100;
17
18 reg [2:0] r_state = 0;
19 reg [7:0] r_Clock_Count = 0;
20 reg [2:0] r_Bit_Index = 0;
21 reg [7:0] r Tx Data = 0;
```

```
22 reg r Tx Done = 0;
23 reg r Tx Active = 0;
25 always @(posedge Clock)
26 begin
27
28 case (r state)
29 IDLE :
30 begin
31 Tx Serial <= 1'b1;
32 r_Tx_Done <= 1'b0;
33 r_Clock_Count <= 0;
34 r Bit Index <= 0;
35
36 if (i Tx DV == 1'b1)
37 begin
38 r Tx Active <= 1'b1;
39 r_Tx_Data <= Tx_Byte;</pre>
40 r_state <= TX_START BIT ;
41 end
42 else
43 r state <= IDLE;
44 end
45
46 TX START BIT :
47 begin
48 Tx Serial <= 1'b0;
50 // Wait CLKS PER BIT-1 clock cycles for start bit to finish
51 if (r Clock Count < CLKS PER BIT -1)
52 begin
53 r Clock Count <= r Clock Count + 1;
54 r state <= TX START BIT ;
55 end
56 else
57 begin
58 r Clock Count <= 0;
59 r state <= TX DATA BITS ;
60 end
61 end
63 // Wait CLKS PER BIT-1 clock cycles for data bits to finish
64 TX DATA BITS:
65 begin
66 Tx Serial <= r Tx Data [r Bit Index ];
68 if (r Clock Count < CLKS PER BIT -1)
69 begin
70 r Clock Count <= r Clock Count + 1;
71 r state <= TX DATA BITS ;
72 end
73 else
74 begin
75 r Clock Count <= 0;
76
77 // Check if we have sent out all bits
78 if (r_Bit_Index < 7)
79 begin
80 r_Bit_Index <= r_Bit_Index + 1;
81 r state <= TX DATA BITS ;</pre>
82 end
83 else
```

```
84 begin
85 r Bit Index \leq 0;
86 r state <= TX STOP BIT ;
87 end
88 end
89 end
90
91 // Send out Stop bit.
92 TX STOP BIT :
93 begin
94 Tx Serial <= 1'b1; //Stop bit = 1
95 if (r_Clock_Count < CLKS_PER_BIT -1)
96 begin
97 r_Clock_Count <= r_Clock_Count + 1;
98 r state <= TX STOP BIT ;
99 end
100 else
101 begin
102 r Tx Done <= 1'b1;
103 r_Clock_Count <= 0;
104 r_state <= CLEANUP;
105 r_Tx_Active <= 1'b0;
106 end
107 end
108
109 s CLEANUP:
110 begin
111 r Tx Done <= 1'b1;
112 r state <= IDLE;
113 end
114
115 default:
116 r state <= IDLE;
117
118 endcase
119 end
120
121 assign Tx Active = r Tx Active ;
122 assign Tx_Done = r_Tx_Done ;
123
124 endmodule
```

P. RECEIVER

```
1 module uart rx
2 # (parameter CLKS PER BIT = 217)
3 (
4 input Clock,
5 input Rx Serial ,
6 output Rx DV,
7 output [7:0] Rx Byte
8);
9
10 parameter IDLE = 3'b000;
11 parameter RX START BIT = 3'b001;
12 parameter RX DATA BITS = 3'b010;
13 parameter RX STOP BIT = 3'b011;
14 parameter CLEANUP = 3'b100;
15
16 reg r Rx Data R = 1'b1;
17 reg r_Rx_Data = 1'b1;
```

```
18
19 reg [7:0] r Clock Count = 0;
20 reg [2:0] r_Bit_Index = 0; //8 bits total
21 reg [7:0] r_Rx_Byte = 0;
22 \text{ reg r}_{Rx}_{ready} = 0;
23 reg [2:0] r_state = 0;
24
25 // Purpose: Double-register the incoming data.
26 // This allows it to be used in the UART RX Clock Domain.
27 // (It removes problems caused by metastability)
28 always @(posedge i Clock)
29 begin
30 r_Rx_Data_R <= Rx_Serial ;
31 r Rx Data <= r Rx Data R ;
32 end
33
34 always @(posedge i Clock)
35 begin
36 case (r_state)
37 IDLE :
38 begin
39 r Rx ready <= 1'b0;
40 r Clock Count <= 0;
41 r Bit Index <= 0;
42
43 if (r Rx Data == 1'b0) // Start bit detected
44 r state <= RX START BIT ;
45 else
46 r state <= IDLE;
47 end
48
49 // Check middle of start bit to make sure it's still low
50 RX START BIT :
51 begin
52 if (r Clock Count == (CLKS PER BIT -1)/2)
53 begin
54 if (r Rx Data == 1'b0)
55 begin
56 r Clock Count <= 0; // reset counter, found the middle
57 r state <= RX DATA BITS ;
58 end
59 else
60 r state <= IDLE;
61 end
62 else
63 begin
64 r Clock Count <= r Clock Count + 1;
65 r state <= RX START BIT ;
66 end
67 end
69 // Wait CLKS PER BIT-1 clock cycles to sample serial data
70 RX DATA BITS:
71 begin
72 if (r Clock Count < CLKS PER BIT -1)
73 begin
74 r Clock Count <= r Clock Count + 1;
75 r state <= RX DATA BITS ;
76 end
77 else
78 begin
79 r Clock Count <= 0;
```

```
80 r Rx Byte [r Bit Index ] <= r Rx Data;
82 // Check if we have received all bits
83 if (r Bit Index < 7)
84 begin
85 r Bit Index <= r Bit Index + 1;
86 r state <= RX DATA BITS ;
87 end
88 else
89 begin
90 r Bit Index <= 0;
91 r_state <= RX_STOP_BIT ;
92 end
93 end
94 end
95
96 // Receive Stop bit.
97 RX_STOP BIT :
98 begin
99 // Wait CLKS PER BIT-1 clock cycles for Stop bit to finish
100 if (r Clock Count < CLKS PER BIT -1)
101 begin
102 r_Clock_Count <= r_Clock_Count + 1;</pre>
103 r_state <= RX_STOP_BIT ;</pre>
104 end
105 else
106 begin
107 r Rx DV <= 1'b1; //Stop bit = 1
108 r Clock Count <= 0;
109 r_state <= CLEANUP;
110 end
111 end
112
113 CLEANUP:
114 begin
115 r state <= IDLE;
116 r Rx ready <= 1'b0;
117 end
119 default:
120 r state <= s IDLE;
121
122 endcase
123 end
124
125 assign Rx DV = r Rx DV;
126 assign Rx Byte = r Rx Byte;
127
128 endmodule
```

Q. COMMUNICATION

```
1 module communicate ( input clock,
2 input [1:0] status,
3 input data_from_pc ,
4 input [7:0] data_in_com ,
5
6 output reg end_receiving ,
7 output reg end_transmitting ,
8 output [15:0] data out com ,
```

```
9 output reg [15:0] addr com ,
10 output data to pc ,
11 output reg en_com);
12
13 reg tx enable ;
14 wire tx busy;
15 wire rx_ready;
17 reg [15:0] trans addr =16'b0;
18 reg [15:0] receive_addr =16'b0;
19 reg [15:0] next_trans_addr =16'b0;
20 reg [15:0] next_receive_addr =16'b0;
21
22 reg [3:0] present = 4'b0000;
23 reg [3:0] next = 4'b00000;
24
25 initial begin
26 end transmitting = 0;
27 end receiving = 0;
28 end
29
30
31 parameter
32 txrx_idle = 4'b0000,
33 tx send = 4'b0001,
34 tx send wait = 4'b0010,
35 tx update = 4'b0011,
36 \text{ tx end} = 4'b0100,
37
38
39 rx start = 4'b0101,
40 rx get = 4'b0110,
41 rx update = 4'b0111,
42 rx end = 4'b1000;
43
44 always @ (posedge clock)
45 begin
46 trans addr <= next trans addr ;
47 receive addr <= next receive addr ;
48 end
50 always @(posedge clock) begin
51 case (next)
52 txrx idle : begin
53 tx enable = 0;
54
55
56 addr com <= 16'b0;
57 \text{ en com} <=0;
58 next trans addr <= 16'b0;
59 next receive addr <= 16'b0;
60
61 if (status == 2'b10)
62 next <= tx send;
63 else if (status == 2'b00)
64 next<= rx start; //rx start; //
65 else
66 next<= txrx idle ;
67 end
68
69 tx send:begin
70 tx enable = 1;
```

```
71
72 end receiving = 0;
73 end_transmitting = 0;
74 addr_com <= trans_addr ;
75 en_com <=0;
76 next <= tx_send_wait ;
77 end
78
79 tx send wait :begin
80 if (~tx busy) begin
81 next <= tx update ;
82 end
83
84 end
85
86 tx update :begin
87
88 tx enable \leq 0;
89 if (trans addr > 16128) begin
90 end transmitting <= 1;
91 next<= tx end;
92 next trans addr <= trans addr ;
93 next receive addr <= receive addr ;
94 end
95
96
97 else begin
98 end transmitting <= 0;
99 next<=tx send;
100 next trans addr <= trans addr + 16'b1;
101 next receive addr <= receive addr ;
102 end
103
104 end
105
106
107 tx end: begin
108
109 tx enable = 0;
110 end receiving = 1;
111 \text{ end transmitting} = 1;
112 addr com <= 16'b0;
113 en com \leq 0;
114 next trans addr <= 16'b0;
115 next_receive_addr <= 16'b0;
116
117 next<=tx end;
118 end
119
120 rx_start : begin
121
122 tx enable = 0;
123 end receiving = 0;
124 end transmitting = 0;
125 addr com <= 16'b0;
126 en com <=0;
127 next trans addr <= trans addr ;
128 next_receive_addr <= receive addr ;
129
130 next<=rx get;
131 end
132
```

```
133
134 rx_get:begin
135
136 tx enable = 0;
137 end receiving = 0;
138 end transmitting = 0;
139 addr com <= receive addr ;
140
141 if (rx ready ) begin
142 en com \leq 1;
143
144 if (receive addr == 65535) begin
145 end receiving <= 1;
146 next<= rx_end;
147 end
148
149 else begin
150 next <= rx update ;
151 end
152 end
153
154 else begin
155 next <= rx get;
156 end
157
158
159 end
160
161 rx_update : begin
162
163 next receive addr <= receive addr + 16'b1;
164 next trans addr <= trans addr ;
165 end receiving <= 0;
166 next<=rx get;
167 end
168
169 rx end: begin
170 tx enable = 0;
171 \text{ end receiving} = 1;
172 \text{ end transmitting} = 0;
173 addr com <= 16'b0;
174 en com <=0;
175 next trans addr <= 16'b0;
176 next receive addr <= 16'b0;
177
178 next<=txrx idle ;
179 end
180
181 endcase
182
183 end
184
185 async transmitter \#(25000000 , 115200) tx( .clk(clock),
186 .TxD \overline{} start (tx_enable),
187 .TxD data (data in com ),
188 .TxD(data_to_pc),
189 .TxD busy (tx busy)
190);
191
192 async receiver \#(25000000, 115200) rx( .clk(clock),
193 .RxD(data from pc),
194 .RxD data ready (rx ready),
```

```
195 .RxD_data (data_out_com )
196 );
197
198 endmodule
```