### **MPASM Assembler Usage**

**MPASM Directive Summary** 

Directive Description		Syntax			
CONTROL DIRECTIVES					
CONSTANT	Declare Symbol Constant	constant <label> [= <expr>,,<label> [= <expr>]]</expr></label></expr></label>			
#DEFINE	Define Text Substitution	#define <name> [[(<arg>,,<arg>)]<value>]</value></arg></arg></name>			
END	End Program Block	end			
EQU	Define Assembly Constant	<label> equ <expr></expr></label>			
#INCLUDE	Include Source File	include <include_file></include_file>			
ORG	Set Program Origin	<label> org <expr></expr></label>			
PROCESSOR	Set Processor Type	processor <pre>cprocesssor_type&gt;</pre>			
RADIX	Specify Default Radix	radix <default_radix></default_radix>			
SET	Assign Value to Variable	<label> set <expr></expr></label>			
#UNDEFINE	Delete a Substitution Label	#undefine <label></label>			
VARIABLE	Declare Symbol Variable	variable <label> [= <expr>,,]</expr></label>			
CONDITIONAL ASSEMBLY					
ELSE	Begin Alternative Assembly to IF	else			
ENDIF	End Conditional Assembly	endif			
ENDW	End a While Loop	endw			
IF	Begin Conditional ASM Code	if <expr></expr>			
IFDEF	Execute If Symbol Defined	ifdef <label></label>			
IFNDEF	Execute If Symbol Not Defined	ifndef <label></label>			
WHILE	Perform Loop While True	while <expr></expr>			
	DATA				
BADRAM	Specify invalid RAM locations	badram <expr></expr>			
BADROM	Specify invalid ROM locations	badrom <expr></expr>			
CBLOCK	Define Block of Constants	cblock [ <expr>]</expr>			
CONFIG	Set configuration bits	config <expr> OR config <addr>, <expr> (PIC18 MCU)</expr></addr></expr>			
CONFIG	Set configuration bits (PIC18 MCU) config setting=value [, setting=value]				
DA Pack Strings in 14-bit Memory		[ <label>] da <expr> [, <expr2>,, <exprn>]</exprn></expr2></expr></label>			

#### MPASM Directive Summary (Con't)

IIII AOIII BIIC	ctive Summary	(OOII t)
Directive	Description	Syntax
DATA	Create Numeric/ Text Data	data <expr>, [,<expr>,,<expr>] data "<text_string>" [,"<text_string>",]</text_string></text_string></expr></expr></expr>
DB	Declare Data of One Byte	db <expr>[,<expr>,,<expr>]</expr></expr></expr>
DE	Declare EEPROM Data	de <expr>[,<expr>,,<expr>]</expr></expr></expr>
DT	Define Table	dt <expr>[,<expr>,,<expr>]</expr></expr></expr>
DW	Declare Data of One Word	dw <expr> [,<expr>,,<expr>]</expr></expr></expr>
ENDC	End CBlock	endc
FILL	Specify Memory Fill Value	fill <expr>, <count></count></expr>
IDLOCS	Set ID locations	idlocs <expr></expr>
MAXRAM	Specify max RAM adr	maxram <expr></expr>
MAXROM	Specify max ROM adr	maxrom <expr></expr>
RES	Reserve Memory	res <mem_units></mem_units>
	LISTING	<b>i</b>
ERROR	Issue an Error Message	error " <text_string>"</text_string>
ERRORLEVEL	Set Messge Level	errorlevel 0 1 2 <+-> <msg></msg>
LIST	Listing Options	list [ <option>[,,<option>]]</option></option>
MESSG	User Defined Message	messg " <message_text>"</message_text>
NOLIST	Turn off Listing Output	nolist
PAGE	Insert Listing Page Eject	page
SPACE	Insert Blank Listing Lines	space [ <expr>]</expr>
SUBTITLE	Specify Program Subtitle	subtitl " <sub_text>"</sub_text>
TITLE	Specify Program Title	title " <title_text>"</title_text>
	MACRO	S
ENDM	End a Macro Definition	endm
EXITM	Exit from a Macro	exitm
EXPAND	Expand Macro Listing	expand
LOCAL	Declare Local Macro Variable	local <label> [,<label>]</label></label>
MACRO	Declare Macro Definition	<label> macro [<arg>,,<arg>]</arg></arg></label>
NOEXPAND	Turn off Macro Expansion	noexpand

#### MPASM Directive Summary (Con't)

Directive	Description	Syntax			
	OBJECT FILE DIF	RECTIVES			
ACCESS_OVR	Overlay section in Access RAM	[ <name>] access_ovr [<address>]</address></name>			
BANKISEL	Select Bank for indirect	bankisel <label></label>			
BANKSEL	Select RAM bank	banksel <label></label>			
CODE	Executable code section	[ <name>] code [<address>]</address></name>			
CODE_PACK	Packed data in program memory	[ <name>] code_pack [<address>]</address></name>			
EXTERN	Declare external label	extern <label> [ ,<label>]</label></label>			
GLOBAL	Export defined label	extern <label> [ .<label>]</label></label>			
IDATA	Initialized data section	[ <name>] idata [<address>]</address></name>			
IDATA_ACS	Access initialized data section	[ <name>] idata_acs [<address>]</address></name>			
PAGESEL	Select ROM page	pagesel <label></label>			
PAGESELW	Select ROM page using WREG	pageselw <label></label>			
UDATA	Uninitialized data section	[ <name>] udata [<address>]</address></name>			
UDATA_ACS	Access uninit data section	[ <name>] udata_acs [<address>]</address></name>			
UDATA_OVR	Overlay uninit data section	[ <name>] udata_ovr [<address>]</address></name>			
UDATA_SHR	Shared uninit data section	[ <name>] udata_shr [<address>]</address></name>			

#### **MPASM Radix Types Supported**

Radix	Syntax	Example
Binary	B' <binary_digits>'</binary_digits>	B'00111001'
Octal	O' <octal_digits>'</octal_digits>	O'777'
Decimal	D' <digits>' .<digits></digits></digits>	D'100' .100
Hexadecimal (default)	H' <hex_digits>' 0x<hex_digits></hex_digits></hex_digits>	H'9f' 0x9f
Character (ASCII)	A' <character>' '<character>'</character></character>	,C, Y,C,

### **MPLINK Linker Usage**

**MPLINK Command Line Options** 

-			
Option	Description		
/a hexformat	Specify format of hex output file		
/h, /?	Display help screen		
/k pathlist	Add directories to linker script search path		
/l pathlist	Add directories to library search path		
/m filename	Create map file 'filename'		
/n length	Specify number of lines per listing page		
/o filename	Specify output file 'filename'. Default is a.out.		
/q	Quiet mode		
/w	Suppress mp2cod.exe - prevent the generation of a .cod file and a .lst file		
/x	Suppress mp2hex.exe - prevent the generation of a .hex file		

## **MPLIB**<sup>™</sup> Librarian Usage

**MPLIB Command Line Options** 

Option	Meaning	Description		
/c	Create library	Creates a new LIBRARY with the listed MEMBER(s)		
/d	Delete member	Deletes MEMBER(s) from the LIBRARY; if no MEMBER is specified the LIBRARY is not altered		
/q	Quiet mode	No output is displayed		
/r	Add/replace member	If MEMBER(s) exist in the LIBRARY, then they are replaced, otherwise MEMBER is appended to the end of the LIBRARY		
/t	List members	Prints a table showing the names of the members in the LIBRARY		
/x	Extract member	If MEMBER(s) exist in the LIBRARY, then they are extracted. If no MEMBER is specified, all members will be extracted		

#### **Instruction Sets**

Instruction Set Bit Width/Device Map

Instruction Width	Devices Supported			
12 Bit	PIC10F2XX, PIC12C5XX, PIC12CE5XX, PIC16X5X, PIC16C505			
14 Bit	PIC12C67X, PIC12CE67X, PIC12F629/675, PIC16X			
16 Bit	PIC18X			

# Key to PIC10/12/16 MCU (12/14-Bit) Instruction Sets

Key to 12/14-Bit Instruction Sets

Field	Description			
	Register Files			
dest	Destination either the WREG register or the specified register file location. See d.			
f	Register file address (5-bit, 7-bit or 8-bit)			
р	Peripheral register file address (5-bit)			
r	Port for TRIS			
x	Don't care ('0' or '1'). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.			
	Literals			
k	Literal field, constant data or label k 4-bit. kk 8-bit. kkk 12-bit.			
	Bits			
b	Bit address within an 8-bit file register (0 to 7)			
d	Destination select bit d = 0: store result in WREG d = 1: store result in file register f (default)			
i	Table pointer control i = 0: do not change i = 1: increment after instruciton execution			
s	Destination select bit  s = 0: store result in file register f and WREG  s = 1: store result in file register f (default)			
t	Table byte select t = 0: perform operation on lower byte t = 1: perform operation on upper byte			
**	Bit values, as opposed to Hex value			
	Named Registers			
BSR	Bank Select Register. Used to select the current RAM bank.			
OPTION	OPTION Register			
PCL	Program Counter Low Byte			
PCH	Program Counter High Byte			
PCLATH	Program Counter High Byte Latch			
PCLATU	Program Counter Upper Byte Latch			
PRODH	Product of Multiply High Byte			
PRODL	Product of Multiply Low Byte			
TBLATH	Table Latch (TBLAT) High Byte			
TBLATL	Table Latch (TBLAT) Low Byte			
TBLPTR	16-bit Table Pointer (TBLPTRH:TBLPTRL). Points to a Program Memory location.			
WREG	Working register (accumulator)			

#### Key to 12/14-Bit Instruction Sets (Con't)

Field	Description				
	Named Bits				
C, DC, Z, OV, N ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative					
TO	Time-out bit				
PD	PD Power-down bit				
GIE	Global Interrupt Enable bit(s)				
Named Device Features					
PC Program Counter					
TOS	TOS Top-of-Stack				
WDT	Watchdog Timer				
Misc. Descriptors					
( )	Contents				
$\rightarrow$ , $\leftrightarrow$	Assigned to				
<> Register bit field					

#### **12-Bit Instruction Set**

#### 12-Bit Byte-Oriented File Register Operations

Hex	Mnemo	onic	Description	Function
1Ef*	ADDWF	f,d	Add W and f	WREG + $f \rightarrow dest$
16f*	ANDWF	f,d	AND W and f	WREG .AND. $f \rightarrow dest$
06f	CLRF	f	Clear f	$0 \rightarrow f$
040	CLRW		Clear W	$0 \rightarrow WREG$
26f*	COMF	f,d	Complement f	.NOT. $f \rightarrow dest$
0Ef*	DECF	f,d	Decrement f	$f - 1 \rightarrow dest$
2Ef*	DECFSZ	f,d	Decrement f, skip if zero	f - 1 → dest, skip if zero
2Af*	INCF	f,d	Increment f	$f + 1 \rightarrow dest$
3Ef*	INCFSZ	f,d	Increment f, skip if zero	$f + 1 \rightarrow dest$ , skip if zero
12f*	IORWF	f,d	Inclusive OR W and f	WREG .OR. $f \rightarrow dest$
22f*	MOVF	f,d	Move f	$f \rightarrow dest$
02f	MOVWF	f	Move W to f	$WREG \to f$
000	NOP		No operation	
36f*	RLF	f,d	Rotate left f	register f
32f*	RRF	f,d	Rotate right f	register f
0Af*	SUBWF	f,d	Subtract W from f	$f$ - WREG $\rightarrow$ dest
3Af*	SWAPF	f,d	Swap halves f	$f(0:3) \leftrightarrow f(4:7) \rightarrow dest$
1Af*	XORWF	f,d	Exclusive OR W and f	WREG .XOR. $f \rightarrow dest$
* Assu	ming defau	ılt bit va	alue for d.	

#### 12-Bit Bit-Oriented File Register Operations

Hex	Mnem	onic	Description	Function
4bf	BCF	f,b	Bit clear f	$0 \to f(b)$
5bf	BSF	f,b	Bit set f	$1 \to f(b)$
6bf	BTFSC	f,b	Bit test, skip if clear	skip if $f(b) = 0$
7bf	BTFSS	f,b	Bit test, skip if set	skip if f(b) = 1

#### 12-Bit Literal and Control Operations

Hex	Mnemo	onic	Description	Function
Ekk	ANDLW	kk	AND literal and W	kk .AND. WREG $\rightarrow$ WREG
9kk	CALL	kk	Call subroutine	$\begin{array}{c} PC + 1 \rightarrow TOS, \\ kk \rightarrow PC \end{array}$
004	CLRWDT		Clear WDT	0 → WDT (and Prescaler if assigned)
Akk	GOTO	kk	Goto address (k is nine bits)	$kk \rightarrow PC(9 \text{ bits})$
Dkk	IORLW	kk	Incl. OR literal and W	$\begin{array}{c} \text{kk .OR. WREG} \rightarrow \\ \text{WREG} \end{array}$
Ckk	MOVLW	kk	Move Literal to W	$kk \rightarrow WREG$
002	OPTION		Load OPTION Register	WREG → OPTION Register
8kk	RETLW	kk	Return with literal in W	$\begin{array}{c} \text{kk} \rightarrow \text{WREG,} \\ \text{TOS} \rightarrow \text{PC} \end{array}$
003	SLEEP		Go into Standby Mode	0 → WDT, stop oscillator
00r	TRIS	r	Tristate port r	$\begin{array}{c} \text{WREG} \rightarrow \text{I/O control} \\ \text{reg r} \end{array}$
Fkk	XORLW	kk	Exclusive OR literal and W	$\begin{array}{c} \text{kk .XOR. WREG} \rightarrow \\ \text{WREG} \end{array}$

#### 14-Bit Instruction Set

#### 14-Bit Byte-Oriented File Register Operations

Hex	Mnemonic		Description	Function
07df	ADDWF	f,d	Add W and f	$W + f \rightarrow d$
05df	ANDWF	f,d	AND W and f	W .AND. $f \rightarrow d$
01'1'f	CLRF	f	Clear f	$0 \rightarrow f$
01xx	CLRW		Clear W	$0 \rightarrow W$
09df	COMF	f,d	Complement f	.NOT. $f \rightarrow d$
03df	DECF	f,d	Decrement f	$f \text{-} 1 \to d$
0Bdf	DECFSZ	f,d	Decrement f, skip if zero	$f - 1 \rightarrow d$ , skip if 0
0Adf	INCF	f,d	Increment f	$f+1 \to d$
0Fdf	INCFSZ	f,d	Increment f, skip if zero	$f + 1 \rightarrow d$ , skip if 0
04df	IORWF	f,d	Inclusive OR W and f	$W.OR.f \to d$
08df	MOVF	f,d	Move f	$f \mathop{\rightarrow} d$

#### 14-Bit Byte-Oriented File Register Operations (Con't)

Hex	Mnem	onic	Description	Function
00'1'f	MOVWF	f	Move W to f	$W \to f$
0000	NOP		No operation	
0Ddf	RLF	f,d	Rotate left f	register f
0Cdf	RRF	f,d	Rotate right f	register f
02df	SUBWF	f,d	Subtract W from f	$f - W \to d$
0Edf	SWAPF	f,d	Swap halves f	$f(0:3) \leftrightarrow f(4:7) \rightarrow d$
06df	XORWF	f,d	Exclusive OR W and f	W .XOR. $f \rightarrow d$

#### 14-Bit Bit-Oriented File Register Operations

Hex	Mnemonic		Description	Function
4bf	BCF	f,b	Bit clear f	$0 \to f(b)$
5bf	BSF	f,b	Bit set f	$1 \to f(b)$
6bf	BTFSC	f,b	Bit test, skip if clear	skip if $f(b) = 0$
7bf	BTFSS	f,b	Bit test, skip if set	skip if f(b) = 1

#### 14-Bit Literal and Control Operations

Hex	Mnemo	onic	Description	Function
3Ekk	ADDLW	kk	Add literal to W	kk + WREG $\rightarrow$ WREG
39kk	ANDLW	kk	AND literal and W	kk .AND. WREG $\rightarrow$ WREG
2'0'kkk	CALL	kkk	Call subroutine	$\begin{array}{c} \text{PC + 1} \rightarrow \text{ TOS, kk} \rightarrow \\ \text{PC} \end{array}$
0064	CLRWDT		Clear Watchdog Timer	0 → WDT (and Prescaler if assigned)
2'1'kkk	GOTO	kkk	Goto address (k is nine bits)	$kk \rightarrow PC(9 \text{ bits})$
38kk	IORLW	kk	Incl. OR literal and W	$\begin{array}{c} kk \; .OR. \; WREG \to \\ WREG \end{array}$
30kk	MOVLW	kk	Move Literal to W	$kk \rightarrow WREG$
0062	OPTION		Load OPTION register	WREG → OPTION Register
0009	RETFIE		Return from Interrupt	$TOS \rightarrow PC, 1 \rightarrow GIE$
34kk	RETLW	kk	Return with literal in W	$\begin{array}{c} kk \to WREG,  TOS \to \\ PC \end{array}$
8000	RETURN		Return from subroutine	$TOS \rightarrow PC$
0063	SLEEP		Go into Standby Mode	$0 \rightarrow WDT$ , stop oscillator

#### 14-Bit Literal and Control Operations (Con't)

Hex	Mnem	onic	Description	Function
3Ckk	SUBLW	kk	Subtract W from literal	$kk \text{-} WREG \to WREG$
006r	TRIS	r	Tristate port r	$\begin{array}{c} \text{WREG} \rightarrow \text{I/O control} \\ \text{reg r} \end{array}$
3Akk	XORLW	kk	Exclusive OR literal and W	kk .XOR. WREG → WREG

#### 12/14-Bit Pseudo-Instructions

#### 12/14-Bit Special Instruction Mnemonics

Mnemonic		Description		Equivalent Operation(s)	
ADDCF	f,d	Add Carry to File	BTFSC INCF	3,0 f,d	Z
ADDDCF	f,d	Add Digit Carry to File	BTFSC INCF	3,1 f,d	Z
В	k	Branch	GOTO	k	-
BC	k	Branch on Carry	BTFSC GOTO	3,0 k	-
BDC	k	Branch on Digit Carry	BTFSC GOTO	3,1 k	-
BNC	k	Branch on No Carry	BTFSS GOTO	3,0 k	-
BNDC	k	Branch on No Digit Carry	BTFSS GOTO	3,1 k	-
BNZ	k	Branch on No Zero	BTFSS GOTO	3,2 k	-
BZ	k	Branch on Zero	BTFSC GOTO	3,2 k	-
CLRC		Clear Carry	BCF	3,0	-
CLRDC		Clear Digit Carry	BCF	3,1	-
CLRZ		Clear Zero	BCF	3,2	-
LCALL	k	Long Call	BCF/BSF BCF/BSF CALL	0x0A,3 0x0A,4 k	
LGOTO	k	Long GOTO	BCF/BSF BCF/BSF GOTO	0x0A,3 0x0A,4 k	
MOVFW	f	Move File to W	MOVF	f,0	Z
NEGF	f,d	Negate File	COMF	f,1 f,d	Z
SETC		Set Carry	BSF	3,0	-
SETDC		Set Digit Carry	BSF	3,1	-
SETZ		Set Zero	BSF	3,2	-
SKPC		Skip on Carry	BTFSS	3,0	-
SKPDC		Skip on Digit Carry	BTFSS	3,1	-
SKPNC		Skip on No Carry	BTFSC	3,0	-
SKPNDC		Skip on No Digit Carry	BTFSC	3,1	-
SKPNZ		Skip on Non Zero	BTFSC	3,2	-

#### 12/14-Bit Special Instruction Mnemonics (Con't)

Mnemonic		Description	Equivalent Operation(s)		Stat Bit
SKPZ		Skip on Zero	BTFSS	3,2	-
SUBCF	f,d	Subtract Carry from File	BTFSC DECF	3,0 f,d	Z
SUBDCF	f,d	Subtract Digit Carry from File	BTFSC DECF	3,1 f,d	Z
TSTF	f	Test File	MOVF	f,1	Z

# **Key to PIC18 MCU (16-Bit) Instruction Set**

Key to 16-Bit Instruction Set

Rey to 10	-bit instruction Set			
Field	Description			
	Register Files			
dest	Destination either the WREG register or the specified register file location. See d.			
f	Register file address  £ 8-bit (0x00 to 0xFF)  £ 12-bit (0x000 to 0xFFF) - source address  £ 12-bit (0x000 to 0xFFF) - destination address			
r	0, 1 or 2 for FSR number			
х	Don't care ('0' or '1') The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.			
Z	Indirect addressing offset z¹ 7-bit offset value for indirect addressing of register files (source) z" 7-bit offset value for indirect addressing of register files (destination)			
	Literals			
k	Literal field, constant data or label. k 4-bit kk 8-bit kkk 12-bit			
	Offsets, Increments/Decrements			
n	The relative address (2's complement number) for relative branch instructions, or the direct address for Call/Branch and Return instructions.			
* *+ *- +*	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read (TBLRD) and table write (TBLWT) instructions:  * No Change to register  *- Post-Increment register  - Post-Decrement register  +* Pre-Increment register			
	Bits			
a	RAM access bit a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register (default)			
b	Bit address within an 8-bit file register (0 to 7).			

#### Key to 16-Bit Instruction Set (Con't)

Pescription			
Description			
Destination select bit d = 0: store result in WREG			
d = 1: store result in file register f (default)			
Fast Call/Return mode select bit			
s = 0: do not update into/from shadow registers (default)			
s = 1: certain registers loaded into/from shadow registers (Fast mode)			
Bit values, as opposed to Hex value			
Named Registers			
Bank Select Register. Used to select the current RAM bank.			
File Select Register			
Program Counter Low Byte			
Program Counter High Byte			
Program Counter High Byte Latch			
Program Counter Upper Byte Latch			
Product of Multiply High Byte			
Product of Multiply Low Byte			
Status Register			
8-bit Table Latch			
21-bit Table Pointer (points to a Program Memory location)			
Working register (accumulator)			
Named Bits			
ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative			
Time-out bit			
Power-down bit			
Peripheral Interrupt Enable bit			
Global Interrupt Enable bit(s)			
Named Device Features			
Master clear device reset			
Program Counter			
Top-of-Stack			
Watchdog Timer			
Misc. Descriptors			
Contents			
Assigned to			
Register bit field			

### **PIC18 MCU Instruction Set**

#### PIC18 Byte-Oriented Register Operations

1010				
Hex	Mnen	nonic	Description	Function
27f*	ADDWF	f,d,a	ADD WREG to f	$WREG+f \to dest$
23f*	ADDWFC	f,d,a	ADD WREG and Carry bit to f	$WREG+f+C \to dest$
17f*	ANDWF	f,d,a	AND WREG with f	WREG .AND. $f \rightarrow dest$
6Bf*	CLRF	f,a	Clear f	$0 \rightarrow f$
1Ff*	COMF	f,d,a	Complement f	.NOT. f $\rightarrow$ dest
63f*	CPFSEQ	f,a	Compare f with WREG, skip if f=WREG	f–WREG, if f=WREG, PC+4 $\rightarrow$ PC else PC+2 $\rightarrow$ PC
65f*	CPFSGT	f,a	Compare f with WREG, skip if f > WREG	f–WREG, if f > WREG, PC+4 → PC else PC+2 → PC
61f*	CPFSLT	f,a	Compare f with WREG, skip if f < WREG	f–WREG, if f < WREG, PC+4 → PC else PC+2 → PC
07f*	DECF	f,d,a	Decrement f	$f-1 \rightarrow dest$
2Ff*	DECFSZ	f,d,a	Decrement f, skip if 0	f-1 $\rightarrow$ dest, if dest=0, PC+4 $\rightarrow$ PC else PC+2 $\rightarrow$ PC
4Ff*	DCFSNZ	f,d,a	Decrement f, skip if not 0	$f-1 \rightarrow dest$ , if $dest \neq 0$ , $PC+4 \rightarrow PC$ $else PC+2 \rightarrow PC$
2Bf*	INCF	f,d,a	Increment f	$f+1 \rightarrow dest$
3Ff*	INCFSZ	f,d,a	Increment f, skip if 0	f+1 $\rightarrow$ dest, if dest=0, PC+4 $\rightarrow$ PC else PC+2 $\rightarrow$ PC
4Bf*	INFSNZ	f,d,a	Increment f, skip if not 0	
13f*	IORWF	f,d,a	Inclusive OR WREG with f	WREG .OR. $f \rightarrow dest$
53f*	MOVF	f,d,a	Move f	$f \rightarrow dest$
Cf' Ff"	MOVFF	f',f"	Move f' to fd" (second word)	$f' \rightarrow f''$
6Ff*	MOVWF	f,a	Move WREG to f	$WREG \to f$
03f*	MULWF	f,a	Multiply WREG with f	WREG * $f \rightarrow$ PRODH:PRODL
6Df*	NEGF	f,a	Negate f	$-f \rightarrow f$
37f*	RLCF	f,d,a	Rotate left f through Carry	register f
47f*	RLNCF	f,d,a	Rotate left f (no carry)	register f
33f*	RRCF	f,d,a	Rotate right f through Carry	register f
43f*	RRNCF	f,d,a	Rotate right f (no carry)	register f

#### PIC18 Byte-Oriented Register Operations (Con't)

Hex	Mnem	nonic	Description	Function		
69f*	SETF	f,a	Set f	$0xFF \rightarrow f$		
57f*	SUBFWB	f,d,a	Subtract f from WREG with Borrow	$WREGfC\todest$		
5Ff*	SUBWF	f,d,a	Subtract WREG from f	$\text{f-WREG} \rightarrow \text{dest}$		
5Bf*	SUBWFB	f,d,a	Subtract WREG from f with Borrow	$f$ –WREG–C $\rightarrow$ dest		
3Bf*	SWAPF	f,d,a	Swap nibbles of f	$f<3:0> \rightarrow dest<7:4>,$ $f<7:4> \rightarrow dest<3:0>$		
67f*	TSTFSZ	f,a	Test f, skip if 0	$PC+4 \rightarrow PC$ , if f=0, else $PC+2 \rightarrow PC$		
1Bf*	XORWF	f,d,a	Exclusive OR WREG with f	WREG .XOR. $f \rightarrow dest$		
* Assu	* Assuming default bit values for d and a.					

#### PIC18 Bit-Oriented Register Operations

Hex	Mnemonic		Description	Function		
91f*	BCF	f,b,a	Bit Clear f	$0 \rightarrow f < b >$		
81f*	BSF	f,b,a	Bit Set f	$1 \rightarrow f < b >$		
B1f*	BTFSC	f,b,a	Bit test f, skip if clear	if f <b>=0, PC+4→PC, else PC+2→PC</b>		
Alf*	BTFSS	f,b,a	Bit test f, skip if set	if f <b>=1, PC+4→PC, else PC+2→PC</b>		
71f*	BTG	f,b,a	Bit Toggle f	$f < b > \rightarrow f < b >$		
* Assu	* Assuming b = 0 and default bit value for a.					

#### **PIC18 Control Operations**

Hex	Mnemonic		Description	Function
E2n	BC n		Branch if Carry	if C=1, PC+2+2*n $\rightarrow$ PC, else PC+2 $\rightarrow$ PC
E6n	BN	n	Branch if Negative	if N=1, PC+2+2*n→PC, else PC+2→PC
E3n	BNC	n	Branch if Not Carry	$\begin{array}{l} \text{if C=0, PC+2+2*n} {\rightarrow} \text{PC,} \\ \text{else PC+2} {\rightarrow} \text{PC} \end{array}$
E7n	BNN	n	Branch if Not Negative	if N=0, PC+2+2*n $\rightarrow$ PC, else PC+2 $\rightarrow$ PC
E5n	BNOV	n	Branch if Not Overflow	if OV=0, PC+2+2*n→PC, else PC+2→PC
E1n	BNZ	n	Branch if Not Zero	if Z=0, PC+2+2*n→PC, else PC+2→PC
E4n	BOV	n	Branch if Overflow	if OV=1, PC+2+2*n→PC, else PC+2→PC
D'0'n	BRA	n	Branch Unconditionally	PC+2+2*n→ PC
E0n	BZ	n	Branch if Zero	if Z=1, PC+2+2*n→PC, else PC+2→PC

#### PIC18 Control Operations (Con't)

PIC18 Control Operations (Con't)				
Hex	Mnemonic	Description	Function	
ECkk* Fkkk	CALL n,s	Call Subroutine 1st word 2nd word	$\begin{array}{l} \text{PC+4} \rightarrow \text{TOS}, \\ n \rightarrow \text{PC<20:1>}, \\ \text{if s=1}, \\ \text{WREG} \rightarrow \text{WREGs}, \\ \text{STATUS} \rightarrow \text{STATUSs}, \\ \text{BSR} \rightarrow \text{BSRs} \end{array}$	
0004	CLRWDT	Clear Watchdog Timer	$ \begin{array}{c} 0 \rightarrow WDT, \\ 0 \rightarrow \underline{WDT} \ postscaler, \\ 1 \rightarrow \overline{TO}, 1 \rightarrow \overline{PD} \end{array} $	
0007	DAW	Decimal Adjust WREG	if WREG<3:0>>9 or DC=1, WREG<3:0>+6→ WREG<3:0>, else WREG<3:0>→ WREG<3:0>, if WREG<7:4>>9 or C=1, WREG<7:4>+6→ WREG<7:4>, wREG<7:4>, WREG<7:4>, WREG<7:4>, WREG<7:4>,	
EFkk Fkkk	GOTO n	Go to address 1st word 2nd word	n → PC<20:1>	
0000	NOP	No Operation	No Operation	
Fxxx	NOP	No Operation	No Operation (2-word instructions)	
0006	POP	Pop top of return stack (TOS)	TOS-1 → TOS	
0005	PUSH	Push top of return stack (TOS)	PC +2→ TOS	
D'1'n	RCALL n	Relative Call	$\begin{array}{c} \text{PC+2} \rightarrow \text{TOS}, \\ \text{PC+2+2*n} \rightarrow \text{PC} \end{array}$	
00FF	RESET	Software device reset	Same as MCLR reset	
0010*	RETFIE s	Return from interrupt (and enable interrupts)	$\begin{split} & TOS \to PC, \ 1 \to GIE/ \\ & GIEH \ or \ PEIE/GIEL, \\ & if \ s\!=\!1, \\ & WREGS \to WREG, \\ & STATUSS \to STATUS, \\ & BSRS \to BSR, \\ & PCLATU/PCLATH \ unch \end{split}$	
0012*	RETURN s	Return from subroutine	$\begin{array}{l} \text{TOS} \rightarrow \text{PC, if s=1,} \\ \text{WREGs} \rightarrow \text{WREG,} \\ \text{STATUSs} \rightarrow \text{STATUS,} \\ \text{BSRs} \rightarrow \text{BSR,} \\ \text{PCLATU/PCLATH unch} \end{array}$	
0003	SLEEP	Enter SLEEP Mode	$\begin{array}{c} 0 \rightarrow \text{WDT, } 0 \rightarrow \text{WDT} \\ \text{postscaler,} \\ 1 \rightarrow \overline{\text{TO}}, 0 \rightarrow \overline{\text{PD}} \end{array}$	
* Assuming default bit value for s.				

#### **PIC18 Literal Operations**

· · · · · · · · · · · · · · · · · · ·					
Hex	Mnemonic		Description	Function	
0Fkk	ADDLW	kk	Add literal to WREG	$WREG+kk \rightarrow WREG$	
0Bkk	ANDLW	kk	AND literal with WREG	WREG .AND. $kk \rightarrow$ WREG	
09kk	IORLW	kk	Inclusive OR literal with WREG	WREG .OR. $kk \rightarrow$ WREG	
EErk F0kk	LFSR	r,kk	Move literal (12 bit) 2nd word to FSRr 1st word	$kk \rightarrow FSRr$	
010k	MOVLB	k	Move literal to BSR<3:0>	$kk \rightarrow BSR$	
0Ekk	MOVLW	kk	Move literal to WREG	$kk \rightarrow WREG$	
0Dkk	MULLW	kk	Multiply literal with WREG	WREG * kk→ PRODH:PRODL	
0Ckk	RETLW	kk	Return with literal in WREG	$kk \rightarrow WREG$	
08kk	SUBLW	kk	Subtract WREG from literal	$kk$ –WREG $\rightarrow$ WREG	
0Akk	XORLW	kk	Exclusive OR literal with WREG	WREG .XOR. kk → WREG	

#### **PIC18 Memory Operations**

• .			
Hex	Mnemonic	Description	Function
8000	TBLRD*	Table Read	Prog Mem (TBLPTR) → TABLAT
0009	TBLRD*+	Table Read with post-increment	Prog Mem (TBLPTR) $\rightarrow$ TABLAT TBLPTR +1 $\rightarrow$ TBLPTR
A000	TBLRD*-	Table Read with post-decrement	Prog Mem (TBLPTR) → TABLAT TBLPTR -1 → TBLPTR
000B	TBLRD+*	Table Read with pre-increment	TBLPTR +1 → TBLPTR Prog Mem (TBLPTR) → TABLAT
000C	TBLWT*	Table Write	TABLAT → Prog Mem(TBLPTR)
000D	TBLWT*+	Table Write with post-increment	TABLAT → Prog Mem(TBLPTR) TBLPTR +1 → TBLPTR

#### PIC18 Memory Operations (Con't)

Hex	Mnemonic	Description	Function
000E	TBLWT*-	Table Write with post-decrement	TABLAT → Prog Mem(TBLPTR) TBLPTR -1 → TBLPTR
000F	TBLWT+*	Table Write with pre-increment	TBLPTR +1 → TBLPTR TABLAT → Prog Mem(TBLPTR)

# PIC18 MCU Extended Instruction Set

#### **PIC18 Extended Instructions**

Hex	Mnem	onic	Description	Function
E8fk	ADDFSR	f,k	Add literal to FSR	$FSR(f)+k\toFSR(f)$
E8Ck	ADDULNK	k	Add literal to FSR2 and return	$\begin{array}{c} FSR2+k \rightarrow FSR2, \\ (TOS) \rightarrow PC \end{array}$
0014	CALLW		Call subroutine using WREG	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$
EB'0'z Ffff	MOVSF	z',f"	Move z' (source) to 1st word, f' (destination) 2nd word	$((FSR2)+z') \rightarrow f''$
EB'1'z Fxzz	MOVSS	z',z"	Move z' (source) to 1st word, z" (destination) 2nd word	((FSR2)+z') → ((FSR2)+z")
EAkk	PUSHL	k	Store literal at FSR2, decrement FSR2	$k \rightarrow (FSR2),$ FSR2-1 $\rightarrow$ FSR2
E9fk	SUBFSR	f,k	Subtract literal from FSR	$FSR(f\text{-}k) \to FSR(f)$
E9Ck	SUBULNK	k	Subtract literal from FSR2 and return	$\begin{array}{c} FSR2-k \to FSR2, \\ (TOS) \to PC \end{array}$



The Microchip name and logo, the Microchip logo, MPLAB, PIC, and PICmicro are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. MPLIB, MPLINK and MPASM are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. All other trademarks mentioned herein are property of their respective companies. © 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved. DS30400G