

Module 11


AGENDA



- 1. SPI Communication Theory
- 2. Experiment 1 Sending Data From MCU
- 3. RC522 Module
- 4. Experiment 2 Communicating with RC22 using polling method
- 5. Interrupts Theory
- 6. Experiment 3 Communicating with RC22 using the Interrupt method
- 7. DMA Theory
- 8. Experiment 4 Communicating with RC22 using DMA method


STM32F401 Architecture





RC522 Module





MFRC522 RFID chip from NXP

Interrupt



Hardware Interrupt:

- A button press (change in GPIO pin state)
- Timer overflow/match
- ADC conversion complete
- External voltage level changes
- Communication reception (UART, SPI, I2C)
- Temperature threshold crossed

Software Interrupts:

- System calls (SVC instruction)
- Debug requests (DebugMon)
- Software-triggered interrupts (NVIC_SetPendingIRQ())
- Exceptions like divide by zero
- Memory access violations

Interrupt Vector Table

	Position	Priority	Type of priority	Acronym	Description	Address
		•	-	-	Reserved	0x0000 0000
		-3	fixed	Reset	Reset	0x0000 0004
		-2	fixed	NMI	Non maskable interrupt, Clock Security System	0x0000 0008
		-1	fixed	HardFault	All class of fault	0x0000 000C
		0	settable	MemManage	Memory management	0x0000 0010
		1	settable	BusFault	Pre-fetch fault, memory access fault	0x0000 0014
		2	settable	UsageFault	Undefined instruction or illegal state	0x0000 0018
		-	-	-	Reserved	0x0000 001C - 0x0000 002B
		3	settable	SVCall	System Service call via SWI instruction	0x0000 002C
		4	settable	Debug Monitor	Debug Monitor	0x0000 0030
			-	-	Reserved	0x0000 0034
		5	settable	PendSV	Pendable request for system service	0x0000 0038
		6	settable	Systick	System tick timer	0x0000 003C
	0	7	settable	WWDG	Window Watchdog interrupt	0x0000 0040
	1	8	settable	EXTI16 / PVD	EXTI Line 16 interrupt / PVD through EXTI line detection interrupt	0x0000 0044
	2	9	settable	EXTI21 / TAMP_STAMP	EXTI Line 21 interrupt / Tamper and TimeStamp interrupts through the EXTI line	0x0000 0048
	3	10	settable	EXTI22 / RTC_WKUP	EXTI Line 22 interrupt / RTC Wakeup interrupt through the EXTI line	0x0000 004C
_						



Reference Manual – PG:203

EXTI_IMR



10.3.1 Interrupt mask register (EXTI_IMR)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Doconyo	4				MR22	MR21	Doca	nuod	MR18	MR17	MR16
				Reserve	ı				rw	rw	Rese	iveu	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
rw	rw	rw	rw	rw	rw	ΓW	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 MRx: Interrupt mask on line x

0: Interrupt request from line x is masked

1: Interrupt request from line x is not masked

EXTI_EMR



10.3.2 Event mask register (EXTI_EMR)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve	4				MR22	MR21	Rese	nuod	MR18	MR17	MR16
				Reserve	u				rw	rw	Rese	iveu	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	ΓW	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 MRx: Event mask on line x

0: Event request from line x is masked

1: Event request from line x is not masked

EXTI_RTSR



10.3.3 Rising trigger selection register (EXTI_RTSR)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve	d				TR22	TR21	Doca	erved	TR18	TR17	TR16
				Reserve	u				rw	rw	Rest	erveu	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	TR13	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **TRx:** Rising trigger event configuration bit of line x

0: Rising trigger disabled (for Event and Interrupt) for input line

1: Rising trigger enabled (for Event and Interrupt) for input line

EXTI_FTSR



10.3.4 Falling trigger selection register (EXTI_FTSR)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve	Ч				TR22	TR21	Rese	arved	TR18	TR17	TR16
				Reserve	u				rw	rw	Rest	erveu	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	TR13	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
ΓW	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **TRx:** Falling trigger event configuration bit of line x

0: Falling trigger disabled (for Event and Interrupt) for input line

1: Falling trigger enabled (for Event and Interrupt) for input line.

EXTI_SWIER



10.3.5 Software interrupt event register (EXTI_SWIER)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve	d				SWIER 22	SWIER 21	Rese	erved	SWIER 18	SWIER 17	SWIER 16
									rw	rw			rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SWIER 15	SWIER 14	SWIER 13	SWIER 12	SWIER 11	SWIER 10	SWIER 9	SWIER 8	SWIER 7	SWIER 6	SWIER 5	SWIER 4	SWIER 3	SWIER 2	SWIER 1	SWIER 0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **SWIERx:** Software Interrupt on line x

If interrupt are enabled on line x in the EXTI_IMR register, writing '1' to SWIERx bit when it is set at '0' sets the corresponding pending bit in the EXTI_PR register, thus resulting in an interrupt request generation.

This bit is cleared by clearing the corresponding bit in EXTI_PR (by writing a 1 to the bit).

EXTI_SWIER



10.3.6 Pending register (EXTI_PR)

Address offset: 0x14 Reset value: undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve	d				PR22	PR21	Doce	erved	PR18	PR17	PR16
				Reserve	u				rc_w1	rc_w1	Rese	erveu	rc_w1	rc_w1	rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PR15	PR14	PR13	PR12	PR11	PR10	PR9	PR8	PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 PRx: Pending bit

0: No trigger request occurred

1: selected trigger request occurred

This bit is set when the selected edge event arrives on the external interrupt line.

This bit is cleared by programming it to '1'.



(SYSCFG_EXTICR1)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI3[3:0]				EXT	2[3:0]			EXTI	1[3:0]			EXTI	0[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIX[3:0]**: EXTI x configuration (x = 0 to 3)

These bits are written by software to select the source input for the EXTIx external interrupt.

0000: PA[x] pin

0001: PB[x] pin

0010: PC[x] pin

0011: PD[x] pin

0100: PE[x] pin

0101: Reserved

0110: Reserved



7.2.4 SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI7[3:0]				EXTI	6[3:0]			EXT	5[3:0]			EXTI	4[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	ΓW	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIX[3:0]**: EXTI x configuration (x = 4 to 7)

These bits are written by software to select the source input for the EXTIx external interrupt.

0000: PA[x] pin

0001: PB[x] pin

0010: PC[x] pin

0011: PD[x] pin

0100: PE[x] pin

0101: Reserved

0110: Reserved



7.2.5 SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI11[3:0]				EXTI1	0[3:0]			EXTI	9[3:0]			EXT	8[3:0]	
rw	rw	rw	rw	rw	rw	ΓW	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIX[3:0]**: EXTI x configuration (x = 8 to 11)

These bits are written by software to select the source input for the EXTIx external interrupt.

0000: PA[x] pin

0001: PB[x] pin

0010: PC[x] pin

0011: PD[x] pin

0100: PE[x] pin

0101: Reserved

0110: Reserved



7.2.6 SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI1	5[3:0]			EXTI1	4[3:0]			EXTI1	3[3:0]			EXTI1	2[3:0]	
rw	rw	rw	rw	гw	ΓW	ΓW	rw	rw	rw	rw	rw	ГW	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIX[3:0]**: EXTI x configuration (x = 12 to 15)

These bits are written by software to select the source input for the EXTIx external interrupt.

0000: PA[x] pin

0001: PB[x] pin

0010: PC[x] pin

0011: PD[x] pin

0100: PE[x] pin

0101: Reserved

0110: Reserved

ARM Cortex M4




- 1.ISER (Interrupt Set-Enable Registers)
 - •Used to enable specific interrupts
 - •Has 8 32-bit registers, but STM32F401RC uses fewer since it has 85 interrupt lines
 - •Writing 1 enables the corresponding interrupt, writing 0 has no effect
- 2.ICER (Interrupt Clear-Enable Registers)
 - •Used to disable specific interrupts
 - •Writing 1 disables the corresponding interrupt, writing 0 has no effect

- 3.ISPR (Interrupt Set-Pending Registers)
 - Used to force interrupts into a pending state
 - •Useful for testing interrupt service routines
- 4.ICPR (Interrupt Clear-Pending Registers)
 - •Used to clear pending status of interrupts
- 5.IABR (Interrupt Active Bit Registers)
 - •Read-only registers that show which interrupts are currently active
- 6.IPR (Interrupt Priority Registers)
 - •Sets priority levels for each interrupt
 - Each interrupt has 4 bits of priority (16 levels)
 - •Lower number means higher priority

BlackPill – Pin Configurations





GitHub Repo



