# GigaDevice Semiconductor Inc.

# GD32F130xx Arm® Cortex®-M3 32-bit MCU

**Datasheet** 

Revision 3.9

(Dec. 2023)



# **Table of Contents**

Ta	able of Contents1								
Li	st of	Figures	4						
Li	st of	Tables	5						
1.	Ge	neral description	7						
2.		vice overview							
	2.1.	Device information							
	2.2.	Block diagram							
	2.3.	Pinouts and pin assignment							
	2.4.	Memory map							
	2.5.	Clock tree							
	2.6.	Pin definitions							
	2.6.								
	2.6.								
	2.6. 2.6.								
	2.6.	·							
	2.6.	·							
	2.6.	·							
3.	Fui	nctional description	37						
	3.1.	Arm® Cortex®-M3 core	37						
	3.2.	On-chip memory	37						
	3.3.	Clock, reset and supply management							
	3.4.	Boot modes							
	3.5.	Power saving modes							
	3.6.	Analog to digital converter (ADC)							
	3.7.	DMA							
	3.8.	General-purpose inputs/outputs (GPIOs)							
	3.9.	Timers and PWM generation	40						
	3.10.	Real time clock (RTC)	41						
,	3.11.	Inter-integrated circuit (I2C)	42						
	3.12.	Serial peripheral interface (SPI)	42						



	3.13.	Universal synchronous asynchronous receiver transmitter (USART)	. 42
	3.14.	Debug mode	. 43
	3.15.	Package and operation temperature	. 43
4	. Ele	ctrical characteristics	. 44
	4.1.	Absolute maximum ratings	. 44
	4.2.	Operating conditions characteristics	. 44
	4.3.	Power consumption	. 46
	4.4.	EMC characteristics	. 49
	4.5.	Power supply supervisor characteristics	. 51
	4.6.	Electrical sensitivity	. 52
	4.7.	External clock characteristics	. 52
	4.8.	Internal clock characteristics	. 54
	4.9.	PLL characteristics	. 55
	4.10.	Memory characteristics	. 56
	4.11.	NRST pin characteristics	. 56
	4.12.	GPIO characteristics	. 57
	4.13.	ADC characteristics	. 59
	4.14.	Temperature sensor characteristics	. 59
	4.15.	I2C characteristics	. 60
	4.16.	USART characteristics	. 61
	4.17.	TIMER characteristics	. 61
	4.18.	WDGT characteristics	. 61
	4.19.	Parameter conditions	. 62
5	Pac	ckage information	. 63
	5.1.	LQFP64 package outline dimensions	. 63
	5.2.	LQFP48 package outline dimensions	. 65
	5.3.	LQFP32 package outline dimensions	. 67
	5.4.	QFN32 package outline dimensions	. 69
	5.5.	QFN28 package outline dimensions	. 71
	5.6.	TSSOP20 package outline dimensions	. 73
	5.7.	Thermal characteristics	. 75
6	Orc	dering information	. 77







# **List of Figures**

Figure 2-1. GD32F130xx block diagram	g
Figure 2-2. GD32F130Rx LQFP64 pinouts	10
Figure 2-3. GD32F130Cx LQFP48 pinouts	10
Figure 2-4. GD32F130Kx LQFP32 pinouts	11
Figure 2-5. GD32F130Kx QFN32 pinouts	11
Figure 2-6. GD32F130Gx QFN28 pinouts	12
Figure 2-7. GD32F130Fx TSSOP20 pinouts	12
Figure 2-8. GD32F130xx clock tree	15
Figure 4-1. Recommended power supply decoupling capacitors <sup>(1)</sup>	45
Figure 4-2. Typical supply current consumption in Run mode	49
Figure 4-3. Typical supply current consumption in Sleep mode	49
Figure 4-4. Recommended external NRST pin circuit <sup>(1)</sup>	57
Figure 4-5. I2C bus timing diagram	60
Figure 5-1. LQFP64 package outline	63
Figure 5-2. LQFP64 recommended footprint	64
Figure 5-3. LQFP48 package outline	65
Figure 5-4. LQFP48 recommended footprint	66
Figure 5-5. LQFP32 package outline	67
Figure 5-6. LQFP32 recommended footprint	68
Figure 5-7. QFN32 package outline	69
Figure 5-8. QFN32 recommended footprint	70
Figure 5-9. QFN28 package outline	71
Figure 5-10. QFN28 recommended footprint	72
Figure 5-11. TSSOP20 package outline	73
Figure 5-12. TSSOP20 recommended footprint	74



# **List of Tables**

Table 2-1. GD32F130xx devices features and peripheral list	8
Table 2-2. GD32F130xx memory map	13
Table 2-3. GD32F130R8 LQFP64 pin definitions	16
Table 2-4. GD32F130Cx LQFP48 pin definitions	20
Table 2-5. GD32F130Kx LQFP32 pin definitions	23
Table 2-6. GD32F130Kx QFN32 pin definitions	25
Table 2-7. GD32F130Gx QFN28 pin definitions	29
Table 2-8. GD32F130Fx TSSOP20 pin definitions	31
Table 2-9. Port A alternate functions summary	33
Table 2-10. Port B alternate functions summary	34
Table 2-11. Port C & D & F alternate functions summary	36
Table 4-1. Absolute maximum ratings <sup>(1)(4)</sup>	44
Table 4-2. DC operating conditions	44
Table 4-3. Clock frequency <sup>(1)</sup>	45
Table 4-4. Operating conditions at Power up/ Power down <sup>(1)</sup>	45
Table 4-5. Start-up timings of Operating conditions <sup>(1)(2)(3)</sup>	45
Table 4-6. Power saving mode wakeup timings characteristics <sup>(1)(2)</sup>	45
Table 4-7.Power consumption characteristics <sup>(2)(3)(3)(4)(5)</sup>	46
Table 4-8. EMS characteristics <sup>(1)</sup>	50
Table 4-9. EMI characteristics <sup>(1)</sup>	50
Table 4-10. Power supply supervisor characteristics	51
Table 4-11. ESD characteristics	52
Table 4-12. Static latch-up characteristics	52
Table 4-13. High speed crystal oscillator (HXTAL) generated from a crystal/ceramic characte	istics
Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)	
Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristi	
Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)	54
Table 4-17. Internal 8 MHz RC oscillator (IRC8M) characteristics	54
Table 4-18. Internal 40KHz RC oscillator (IRC40K) characteristics	54
Table 4-19. High speed internal clock (IRC14M) characteristics	55
Table 4-20. PLL characteristics	55
Table 4-21. Flash memory characteristics	56
Table 4-22. NRST pin characteristics	56
Table 4-23. I/O port DC characteristics <sup>(1)(3)</sup>	
Table 4-24. I/O port AC characteristics <sup>(1)(2)(4</sup>	
Table 4-25. ADC characteristics	
Table 4-26. ADC R <sub>AIN max</sub> for f <sub>ADC</sub> =14 MHz	
Table 4-27. Temperature sensor characteristics <sup>(1)</sup>	59
Table 4-28. I2C characteristics (1) (2) (3)	60





Table 4-29. USART characteristics (1)	61
Table 4-30. TIMER characteristics (1)	61
Table 4-31. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)	61
Table 4-32. WWDGT min-max timeout value at 48 MHz (f <sub>PCLK1</sub> ) (1)	62
Table 5-1. LQFP64 package dimensions	63
Table 5-2. LQFP48 package dimensions	65
Table 5-3. LQFP32 package dimensions	67
Table 5-4. QFN32 package dimensions	69
Table 5-5. QFN28 package dimensions	71
Table 5-6. TSSOP20 package dimensions	73
Table 5-7. Package thermal characteristics <sup>(1)</sup>	75
Table 6-1. Part ordering code for GD32F130xx devices	77
Table 7-1. Revision history	



### 1. General description

The GD32F130xx device belongs to the value line of GD32 MCU family. It is a 32-bit general-purpose microcontroller based on the high performance Arm® Cortex®-M3 RISC core with best ratio in terms of processing power, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F130xx device incorporates the Arm® Cortex®-M3 32-bit processor core operating at 48 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 64 KB on-chip Flash memory and up to 8 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, up to five general 16-bit timers, a general 32-bit timer, a PWM advanced timer, as well as standard and advanced communication interfaces: up to two SPIs, two I2Cs and two USARTs.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F130xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike and so on.





# 2. Device overview

## 2.1. Device information

Table 2-1. GD32F130xx devices features and peripheral list

		GD32F130xx devices reatures and peripheral list															
Pa	art Number	F4	F6	F8	G4	G6	G8	K4	K6	K8	K4	K6	K8	C4	C6	C8	R8
	0-4	Г4	го	го	G4	Go	Go	N4	NO	No	N4	NO	No	C4	Co	Co	Ko
Flash	Code area (KB)	16	32	32	16	32	32	16	32	32	16	32	32	16	32	32	32
	Data area																
Ħ	(KB)	0	0	32	0	0	32	0	0	32	0	0	32	0	0	32	32
	Total (KB)	16	32	64	16	32	64	16	32	64	16	32	64	16	32	64	64
S	RAM (KB)	4	4	8	4	4	8	4	4	8	4	4	8	4	4	8	8
	General	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	timer(32-bit)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
	General	4	4	4	4	4	5	4	4	4	4	5	5	4	4	5	5
	timer(16-bit)	(2,13,15-	(2,13,15-	(2,13,15-	(2,13,15-	(2,13,15-	(2,13-16)	(2,13,15-	(2,13,15-	(2,13,15-	(2,13,15-	(2,13-16)	(2,13-16)	(2,13,15-16)	-	(2,13-16)	(2,13-16)
ırs		16)	16)	16)	16)	16)		16)	16)	16)	16)						
Timers	Advanced	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	timer(16-bit)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
	SysTick	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	USART	1	2	2	1	2	2	1	2	1	2	2	2	1	2	2	2
/ity	OOAKI	(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0)	(0-1)	(0)	(0-1)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0-1)
Connectivity	I2C	1	1	2	1	1	2	1	1	1	1	2	2	1	1	2	2
onno		(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0)	(0)	(0)	(0)	(0-1)	(0-1)	(0)	(0)	(0-1)	(0-1)
ŭ	SPI	1	1	2	1	1	2	1	1	1	1	2	2	1	1	2	2
		(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0)	(0)	(0)	(0)	(0-1)	(0-1)	(0)	(0)	(0-1)	(0-1)
	GPIO	15	15	15	23	23	23	27	27	27	25	25	25	39	39	39	55
	EXTI	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16
	Units	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ADC	Channels (External)	9	9	9	10	10	10	10	10	10	10	10	10	10	10	10	16
	Channels (Internal)	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
	Package	TS	SSOP	20	(	QFN28	3	QFN32			LQFP32			LQFP48			LQFP64



# 2.2. Block diagram

LDO TPIU GPIO Ports A, B, C, D, F AHB2: Fmax = 48MHz **ICode** POR/PDR ARM Cortex-M3 Processor Fmax: 48MHz LVD SRAM SRAM AHB Matrix Controller System Flash Memory Controller NVIC Memory HXTAL 4-32MHz GP DMA AHB1: Fmax = 48MHz IRC8M 7chs 33 55 **(1)** 25 8MHz AHB to APB AHB to APB RST/CLK Controller IRC14M CRC Bridge 2 Bridge 1 14MHz IRC40K Powered by LDO (1.2V) Powered by VDD/VDDA PMU EXTI FWDGT 12-bit ADC SAR ADC WWDGT RTC USART0 I2C0 SPI0 I2C1 APB1 SYSCFG USART1 TIMER0 SPI1 TIMER14 TIMER1 TIMER15 TIMER2 TIMER16 TIMER13

Figure 2-1. GD32F130xx block diagram



### 2.3. Pinouts and pin assignment

Figure 2-2. GD32F130Rx LQFP64 pinouts




Figure 2-3. GD32F130Cx LQFP48 pinouts






Figure 2-4. GD32F130Kx LQFP32 pinouts




Figure 2-5. GD32F130Kx QFN32 pinouts






Figure 2-6. GD32F130Gx QFN28 pinouts





Figure 2-7. GD32F130Fx TSSOP20 pinouts





# 2.4. Memory map

Table 2-2. GD32F130xx memory map

Pre-defined		Alle	2 11
Regions	Bus	Address	Peripherals
		0xE000 0000 - 0xE00F FFFF	Cortex-M3 internal peripherals
External Device		0xA000 0000 - 0xDFFF FFFF	Reserved
External RAM		0x6000 0000 - 0x9FFF FFFF	Reserved
	AHB1	0x5000 0000 - 0x5FFF FFFF	Reserved
		0x4800 1800 - 0x4FFF FFFF	Reserved
		0x4800 1400 - 0x4800 17FF	GPIOF
		0x4800 1000 - 0x4800 13FF	Reserved
	AHB2	0x4800 0C00 - 0x4800 0FFF	GPIOD
		0x4800 0800 - 0x4800 0BFF	GPIOC
		0x4800 0400 - 0x4800 07FF	GPIOB
		0x4800 0000 - 0x4800 03FF	GPIOA
		0x4002 4400 - 0x47FF FFFF	Reserved
		0x4002 4000 - 0x4002 43FF	Reserved
		0x4002 3400 - 0x4002 3FFF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
	AHB1	0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1400 - 0x4002 1FFF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
Peripherals		0x4002 0400 - 0x4002 0FFF	Reserved
renpherais		0x4002 0000 - 0x4002 03FF	DMA
		0x4001 4C00 - 0x4001 FFFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER16
		0x4001 4400 - 0x4001 47FF	TIMER15
		0x4001 4000 - 0x4001 43FF	TIMER14
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	USART0
	APB2	0x4001 3400 - 0x4001 37FF	Reserved
	AFBZ	0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	Reserved
		0x4001 2400 - 0x4001 27FF	ADC
		0x4001 0800 - 0x4001 23FF	Reserved
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	SYSCFG
	ADD1	0x4000 C400 - 0x4000 FFFF	Reserved
	APB1	0x4000 C000 - 0x4000 C3FF	Reserved




# GD32F130xx Datasheet

Pre-defined						
Regions	Bus	Address	Peripherals			
		0x4000 7C00 - 0x4000 BFFF	Reserved			
		0x4000 7800 - 0x4000 7BFF	Reserved			
		0x4000 7400 - 0x4000 77FF	Reserved			
		0x4000 7000 - 0x4000 73FF	PMU			
		0x4000 6400 - 0x4000 6FFF	Reserved			
		0x4000 6000 - 0x4000 63FF	Reserved			
		0x4000 5C00 - 0x4000 5FFF	Reserved			
		0x4000 5800 - 0x4000 5BFF	I2C1			
		0x4000 5400 - 0x4000 57FF	I2C0			
		0x4000 4800 - 0x4000 53FF	Reserved			
		0x4000 4400 - 0x4000 47FF	USART1			
		0x4000 4000 - 0x4000 43FF	Reserved			
		0x4000 3C00 - 0x4000 3FFF	Reserved			
		0x4000 3800 - 0x4000 3BFF	SPI1			
		0x4000 3400 - 0x4000 37FF	Reserved			
		0x4000 3000 - 0x4000 33FF	FWDGT			
		0x4000 2C00 - 0x4000 2FFF	WWDGT			
		0x4000 2800 - 0x4000 2BFF	RTC			
		0x4000 2400 - 0x4000 27FF	Reserved			
		0x4000 2000 - 0x4000 23FF	TIMER13			
		0x4000 1400 - 0x4000 1FFF	Reserved			
		0x4000 1000 - 0x4000 13FF	Reserved			
		0x4000 0800 - 0x4000 0FFF	Reserved			
		0x4000 0400 - 0x4000 07FF	TIMER2			
		0x4000 0000 - 0x4000 03FF	TIMER1			
SRAM		0x2000 2000 - 0x3FFF FFFF	Reserved			
SKAW		0x2000 0000 - 0x2000 1FFF	SRAM			
		0x1FFF F810 - 0x1FFF FFFF	Reserved			
		0x1FFF F800 - 0x1FFF F80F	Option bytes			
Code		0x1FFF EC00 - 0x1FFF F7FF	System memory			
Code		0x0801 0000 - 0x1FFF EBFF	Reserved			
		0x0800 0000 - 0x0800 FFFF	Main Flash memory			
		0x0000 0000 - 0x07FF FFFF	Aliased to Flash or system memory			



### 2.5. Clock tree

Figure 2-8. GD32F130xx clock tree



#### Note:

If the APB prescaler is 1, the timer clock frequencies are set to AHB frequency divide by 1. Otherwise, they are set to the AHB frequency divide by half of APB prescaler.

### Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC40K: Internal 40K RC oscillator IRC14M: Internal 14M RC oscillators



# 2.6. Pin definitions

# 2.6.1. GD32F130R8 LQFP64 pin definitions

Table 2-3. GD32F130R8 LQFP64 pin definitions

	Table 2-3. GD32F130R8 LQFP64 pin definitions  GD32F130R8 LQFP64							
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description				
VBAT	1	Р		Default: VBAT				
PC13- TAMPER- RTC	2	I/O		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1				
PC14- OSC32IN	3	I/O		Default: PC14 Additional: OSC32IN				
PC15- OSC32OU T	4	I/O		Default: PC15 Additional: OSC32OUT				
PF0- OSCIN	5	I/O	5VT	Default: PF0 Additional: OSCIN				
PF1- OSCOUT	6	I/O	5VT	Default: PF1 Additional: OSCOUT				
NRST	7	I/O		Default: NRST				
PC0	8	I/O		Default: PC0 Alternate: EVENTOUT Additional: ADC_IN10				
PC1	9	I/O		Default: PC1 Alternate: EVENTOUT Additional: ADC_IN11				
PC2	10	I/O		Default: PC2 Alternate: EVENTOUT Additional: ADC_IN12				
PC3	11	I/O		Default: PC3 Alternate: EVENTOUT Additional: ADC_IN13				
VSSA	12	Р		Default: VSSA				
VDDA	13	Р		Default: VDDA				
PA0-WKUP	14	I/O		Default: PA0 Alternate: USART1_CTS, TIMER1_CH0, TIMER1_ETI, I2C1_SCL Additional: ADC_IN0, RTC_TAMP1, WKUP0				
PA1	15	I/O		Default: PA1				



GD32F130R8 LQFP64								
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description				
				Alternate: USART1_RTS/USART1_DE, TIMER1_CH1, I2C1_SDA, EVENTOUT Additional: ADC_IN1				
PA2	16	I/O		Default: PA2 Alternate: USART1_TX, TIMER1_CH2, TIMER14_CH0 , Additional: ADC_IN2				
PA3	17	I/O		Default: PA3 Alternate: USART1_RX, TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3				
PF4	18	I/O	5VT	Default: PF4 Alternate: SPI1_NSS, EVENTOUT				
PF5	19	I/O	5VT	Default: PF5 Alternate: EVENTOUT				
PA4	20	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, TIMER13_CH0, SPI1_NSS Additional: ADC_IN4				
PA5	21	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5				
PA6	22	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6				
PA7	23	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7				
PC4	24	I/O		Default: PC4 Alternate: EVENTOUT Additional: ADC_IN14				
PC5	25	I/O		Default: PC5 Additional: ADC_IN15				
PB0	26	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT Additional: ADC_IN8				
PB1	27	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9				
PB2	28	I/O	5VT	Default: PB2				



	GD32F130R8 LQFP64								
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description					
PB10	29	I/O	5VT	Default: PB10 Alternate: I2C1_SCL, TIMER1_CH2					
PB11	30	I/O	5VT	Default: PB11 Alternate: I2C1_SDA, TIMER1_CH3, EVENTOUT					
VSS	31	Р		Default: VSS					
VDD	32	Р		Default: VDD					
PB12	33	I/O	5VT	Default: PB12 Alternate: SPI1_NSS, TIMER0_BRKIN, I2C1_SMBA, EVENTOUT					
PB13	34	I/O	5VT	Default: PB13 Alternate: SPI1_SCK, TIMER0_CH0_ON					
PB14	35	I/O	5VT	Default: PB14 Alternate: SPI1_MISO, TIMER0_CH1_ON, TIMER14_CH0					
PB15	36	I/O	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN					
PC6	37	I/O	5VT	Default: PC6 Alternate: TIMER2_CH0					
PC7	38	I/O	5VT	Default: PC7 Alternate: TIMER2_CH1					
PC8	39	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2					
PC9	40	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3					
PA8	41	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT					
PA9	42	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL					
PA10	43	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA					
PA11	44	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT					
PA12	45	I/O	5VT	Default: PA12 Alternate: USART0_RTS/USART0_DE, TIMER0_ETI, EVENTOUT					
PA13	46	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO					



	GD32F130R8 LQFP64								
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description					
PF6	47	I/O	5VT	Default: PF6 Alternate: I2C1_SCL					
PF7	48	I/O	5VT	Default: PF7 Alternate: I2C1_SDA					
PA14	49	I/O	5VT	Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI					
PA15	50	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, USART1_RX, TIMER1_CH0, TIMER1_ETI, SPI1_NSS, EVENTOUT					
PC10	51	I/O	5VT	Default: PC10					
PC11	52	I/O	5VT	Default: PC11					
PC12	53	I/O	5VT	Default: PC12					
PD2	54	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI					
PB3	55	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT					
PB4	56	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT					
PB5	57	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1					
PB6	58	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON					
PB7	59	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON					
воото	60	I		Default: BOOT0					
PB8	61	I/O	5VT	Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0					
PB9	62	I/O	5VT	Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT					
VSS	63	Р		Default: VSS					
VDD	64	Р		Default: VDD					

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



# 2.6.2. GD32F130Cx LQFP48 pin definitions

Table 2-4. GD32F130Cx LQFP48 pin definitions

	GD32F130Cx EQFP48 pin definitions						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
VBAT	1	Р		Default: VBAT			
PC13- TAMPER- RTC	2	I/O		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1			
PC14- OSC32IN	3	I/O		Default: PC14 Additional: OSC32IN			
PC15- OSC32OUT	4	I/O		Default: PC15 Additional: OSC32OUT			
PF0-OSCIN	5	I/O	5VT	Default: PF0 Additional: OSCIN			
PF1- OSCOUT	6	I/O	5VT	Default: PF1 Additional: OSCOUT			
NRST	7	I/O		Default: NRST			
VSSA	8	Р		Default: VSSA			
VDDA	9	Р		Default: VDDA			
PA0-WKUP	10	I/O		Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, RTC_TAMP1, WKUP0			
PA1	11	I/O		Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> /USART0_DE <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> /USART1_DE <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1			
PA2	12	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2			
PA3	13	I/O		Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3			
PA4	14	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4			



GD32F130Cx LQFP48						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
PA5	15	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5		
PA6	16	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6		
PA7	17	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7		
РВ0	18	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX <sup>(4)</sup> , EVENTOUT Additional: ADC_IN8		
PB1	19	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9		
PB2	20	I/O	5VT	Default: PB2		
PB10	21	I/O	5VT	Default: PB10 Alternate: I2C1_SCL <sup>(5)</sup> , TIMER1_CH2		
PB11	22	I/O	5VT	Default: PB11 Alternate: I2C1_SDA <sup>(5)</sup> , TIMER1_CH3, EVENTOUT		
VSS	23	Р		Default: VSS		
VDD	24	Р		Default: VDD		
PB12	25	I/O	5VT	Default: PB12 Alternate: SPI0_NSS <sup>(3)</sup> , SPI1_NSS <sup>(5)</sup> , TIMER0_BRKIN, I2C1_SMBA <sup>(5)</sup> , EVENTOUT		
PB13	26	I/O	5VT	Default: PB13 Alternate: SPI0_SCK <sup>(3)</sup> , SPI1_SCK <sup>(5)</sup> , TIMER0_CH0_ON		
PB14	27	I/O	5VT	Default: PB14 Alternate: SPI0_MISO <sup>(3)</sup> , SPI1_MISO <sup>(5)</sup> , TIMER0_CH1_ON, TIMER14_CH0		
PB15	28	I/O	5VT	Default: PB15 Alternate: SPI0_MOSI <sup>(3)</sup> , SPI1_MOSI <sup>(5)</sup> , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN		
PA8	29	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX <sup>(4)</sup> , EVENTOUT		



GD32F130Cx LQFP48						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
PA9	30	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL		
PA10	31	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA		
PA11	32	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT		
PA12	33	I/O	5VT	Default: PA12 Alternate: USART0_RTS/USART0_DE, TIMER0_ETI, EVENTOUT		
PA13	34	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup>		
PF6	35	I/O	5VT	Default: PF6 Alternate: I2C1_SCL <sup>(5)</sup> , I2C0_SCL <sup>(6)</sup>		
PF7	36	I/O	5VT	Default: PF7 Alternate: I2C1_SDA <sup>(5)</sup> , I2C0_SCL <sup>(6)</sup>		
PA14	37	I/O	5VT	Default: PA14 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>		
PA15	38	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT		
PB3	39	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT		
PB4	40	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT		
PB5	41	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1		
PB6	42	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON		
PB7	43	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON		
воото	44	I		Default: BOOT0		
PB8	45	I/O	5VT	Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0,		
PB9	46	I/O	5VT	Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT		
VSS	47	Р		Default: VSS		



GD32F130Cx LQFP48						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
VDD	48	Р		Default: VDD		

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130C4 devices only.
- (4) Functions are available on GD32F130C8/6 devices.
- (5) Functions are available on GD32F130C8 devices.
- (6) Functions are available on GD32F130C4/6 devices.

### 2.6.3. GD32F130Kx LQFP32 pin definitions

Table 2-5. GD32F130Kx LQFP32 pin definitions

	GD32F130Kx LQFP32						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
VDD	1	Р		Default: VDD			
PF0- OSCIN	2	I/O	5VT	Default: PF0 Additional: OSCIN			
PF1- OSCOUT	3	I/O	5VT	Default: PF1 Additional: OSCOUT			
NRST	4	I/O		Default: NRST			
VDDA	5	Р		Default: VDDA			
PA0-WKUP	6	I/O		Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, RTC_TAMP1, WKUP0			
PA1	7	I/O		Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> /USART0_DE <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> /USART1_DE <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1			
PA2	8	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2			
PA3	9	I/O		Default: PA3			



	GD32F130Kx LQFP32					
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
				Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3		
PA4	10	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4		
PA5	11	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5		
PA6	12	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6		
PA7	13	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7		
PB0	14	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX <sup>(4)</sup> , EVENTOUT Additional: ADC_IN8		
PB1	15	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9		
VSS	16	Р	5VT	Default: VSS		
VDD	17	Р		Default: VDD		
PA8	18	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX <sup>(4)</sup> , EVENTOUT		
PA9	19	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL		
PA10	20	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA		
PA11	21	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT		
PA12	22	I/O	5VT	Default: PA12 Alternate: USART0_RTS/USART0_DE, TIMER0_ETI,		



	GD32F130Kx LQFP32					
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
				EVENTOUT		
PA13	23	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup>		
PA14	24	I/O	5VT	Default: PA14 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>		
PA15	25	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT		
PB3	26	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT		
PB4	27	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT		
PB5	28	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1		
PB6	29	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON		
PB7	30	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON		
воото	31	I		Default: BOOT0		
VSS	32	Р		Default: VSS		

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130K4 devices only.
- (4) Functions are available on GD32F130K8/6 devices.
- (5) Functions are available on GD32F130K8 devices.

### 2.6.4. GD32F130Kx QFN32 pin definitions

Table 2-6. GD32F130Kx QFN32 pin definitions

= 01	able 2 of oboth at 1102 pill dominions					
GD32F130Kx QFN32						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
VDD	1	Р		Default: VDD		



GD32F130Kx QFN32					
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description	
PF0- OSCIN	2	I/O	5VT	Default: PF0 Additional: OSCIN	
PF1- OSCOUT	3	I/O	5VT	Default: PF1 Additional: OSCOUT	
NRST	4	I/O		Default: NRST	
VDDA	5	Р		Default: VDDA	
PA0-WKUP	6	I/O		Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, RTC_TAMP1, WKUP0	
PA1	7	I/O		Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> /USART0_DE <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> /USART1_DE <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1	
PA2	8	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2	
PA3	9	I/O		Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3	
PA4	10	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4	
PA5	11	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5	
PA6	12	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6	
PA7	13	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7	
PB0	14	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX <sup>(4)</sup> , EVENTOUT	



	GD32F130Kx QFN32					
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
				Additional: ADC_IN8		
PB1	15	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9		
PB2	16	I/O	5VT	Default: PB2		
VDD	17	Р		Default: VDD		
PA8	18	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX <sup>(4)</sup> , EVENTOUT		
PA9	19	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL		
PA10	20	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA		
PA11	21	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT		
PA12	22	I/O	5VT	Default: PA12 Alternate: USART0_RTS/USART0_DE, TIMER0_ETI, EVENTOUT		
PA13	23	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)		
PA14	24	I/O	5VT	Default: PA14 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>		
PA15	25	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT		
PB3	26	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT		
PB4	27	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT		
PB5	28	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1		
PB6	29	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON		
PB7	30	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON		
воото	31	I		Default: BOOT0		



GD32F130Kx QFN32						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
PB8	32	I/O	5\/T	Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0		

- (6) Type: I = input, O = output, P = power.
- (7) I/O Level: 5VT = 5 V tolerant.
- (8) Functions are available on GD32F130K4 devices only.
- (9) Functions are available on GD32F130K8/6 devices.
- (10) Functions are available on GD32F130K8 devices.



# 2.6.5. GD32F130Gx QFN28 pin definitions

Table 2-7. GD32F130Gx QFN28 pin definitions

7 GO G Z-11	Table 2-7. GD32F130Gx QFN28 pin definitions  GD32F130Gx QFN28						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
воото	1	ı		Default: BOOT0			
PF0- OSCIN	2	I/O	5VT	Default: PF0 Additional: OSCIN			
PF1- OSCOUT	3	I/O	5VT	Default: PF1 Additional: OSCOUT			
NRST	4	I/O		Default: NRST			
VDDA	5	Р		Default: VDDA			
PA0-WKUP	6	I/O		Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, RTC_TAMP1, WKUP0			
PA1	7	I/O		Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> /USART0_DE <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> /USART1_DE <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1			
PA2	8	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2			
PA3	9	I/O		Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3			
PA4	10	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4			
PA5	11	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5			
PA6	12	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6			
PA7	13	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT			



GD32F130Gx QFN28								
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description				
				Additional: ADC_IN7				
PB0	14	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX <sup>(4)</sup> , EVENTOUT Additional: ADC_IN8				
PB1	15	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9				
VSS	16	Р		Default: VSS				
VDD	17	Р		Default: VDD				
PA8	18	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX <sup>(4)</sup> , EVENTOUT				
PA9	19	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN , I2C0_SCL				
PA10	20	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA				
PA13	21	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup>				
PA14	22	I/O	5VT	Default: PA14 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>				
PA15	23	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT				
PB3	24	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT				
PB4	25	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT				
PB5	26	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1				
PB6	27	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON				
PB7	28	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON				

(1) Type: I = input, O = output, P = power.



- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130G4 devices only.
- (4) Functions are available on GD32F130G8/6 devices.
- (5) Functions are available on GD32F130G8 devices.

### 2.6.6. GD32F130Fx TSSOP20 pin definitions

Table 2-8. GD32F130Fx TSSOP20 pin definitions

	GD32F130Fx TSSOP20							
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description				
воото	1	I		Default: BOOT0				
PF0- OSCIN	2	I/O	5VT	Default: PF0 Additional: OSCIN				
PF1- OSCOUT	3	I/O	5VT	Default: PF1 Additional: OSCOUT				
NRST	4	I/O		Default: NRST				
VDDA	5	Р		Default: VDDA				
PA0-WKUP	6	I/O		Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, RTC_TAMP1, WKUP0				
PA1	7	I/O		Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> /USART0_DE <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> /USART1_DE <sup>(4)</sup> , TIMER1_CH1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1				
PA2	8	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2				
PA3	9	I/O		Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3				
PA4	10	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK <sup>(3)</sup> , USART1_CK <sup>(4)</sup> , TIMER13_CH0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4				
PA5	11	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5				
PA6	12	I/O		Default: PA6				



GD32F130Fx TSSOP20							
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
				Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6			
PA7	13	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7			
PB1	14	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9			
VSS	15	Р		Default: VSS			
VDD	16	Р		Default: VDD			
PA9	17	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL			
PA10	18	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA			
PA13	19	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup>			
PA14	20	I/O	5VT	Default: PA14 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>			

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F130F4 devices only.
- (4) Functions are available on GD32F130F8/6 devices.
- (5) Functions are available on GD32F130F8 devices.



# 2.6.7. GD32F130xx pin alternate functions

Table 2-9. Port A alternate functions summary

Pin Name			mate runcti	one cumin	u. y			
PA0	Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PA0			USART0_C	TIMER1_C				
PA1	DAG		TS <sup>(1)</sup>	H0		1204 501 (3)		
PA1	PAU		USART1_C	TIMER1_E		IZC I_SCL®		
PA1			TS <sup>(2)</sup>	TI				
PA1			USART0_R					
PA1 T USART1_R H1 TS <sup>(2)</sup> /USAR T1_DE <sup>(2)</sup> PA2 TIMER14_ X <sup>(1)</sup> USART0_T X <sup>(2)</sup> PA3 TIMER14_ CH1 USART1_R H2 X <sup>(2)</sup> PA4 SPI0_NSS USART0_C K <sup>(1)</sup> USART1_C K <sup>(2)</sup> PA5 SPI0_SCK  PA6 SPI0_MISO  PA7 SPI0_MOSI  PA8 CK_OUT PA8 CK_OUT PA9 TIMER14_ USART0_T TIMER0_C RENTOU BRKIN PA10 TIMER14_ USART0_T TIMER0_C RENTOU T TIMER0_C RENTOU T TIMER15_ EVENTOU T TIMER15_ EVENTOU T TIMER15_ EVENTOU T TIMER15_ TIMER16_ EVENTOU T TIMER0_C T TTMER0_C T TIMER0_C T T			TS <sup>(1)</sup> /USAR					
T	DA4	EVENTOU	T0_DE <sup>(1)</sup>	TIMER1_C		I2C1_SDA <sup>(3</sup>		
T1_DE(2)	PA1	Т	USART1_R	H1		)		
PA2 TIMER14_ CH0			TS <sup>(2)</sup> /USAR					
PA2			USARTO_C TS(1)					
PA2			USART0_T					
PA3	<b>D</b>	TIMER14_	X <sup>(1)</sup>	TIMER1_C				
PA3 TIMER14_ CH1	PA2	CH0	USART1_T	H2				
PA3			X <sup>(2)</sup>				2C1_SCL(3) 2C1_SDA(3 ) TIMER13_ CH0  TIMER15_ CH0 CH0  USART1_T X(2) 2C0_SCL	
PA3			USART0_R					
PA4		TIMER14_	X <sup>(1)</sup>	TIMER1_C				
PA4	PA3	CH1	USART1_R	НЗ				
PA4         SPI0_NSS         K(1) USART1_C K(2)         TIMER13_ CH0         SPI1_NSS(3)           PA5         SPI0_SCK         TIMER1_C H0 TIMER1_C H0 TIMER1_E TI         TIMER15_ EVENTOU CH0 T         EVENTOU CH0 T           PA6         SPI0_MISO H0 RKIN         TIMER2_C TIMER0_B RKIN         TIMER13_ TIMER16_ EVENTOU CH0 T         EVENTOU CH0 T           PA7         SPI0_MOSI H1 H1 H0_ON         EVENTOU USART1_T T X(2)         TIMER16_ EVENTOU USART1_T T X(2)         TIMER16_ USART0_T TIMER0_C H1         EVENTOU USART1_T T X(2)         I2C0_SCL           PA9         TIMER16_ USART0_R TIMER0_C BRKIN X H2         TIMER16_ USART0_C TIMER0_C TIMER0_C TIMER0_C TIMER0_C TIMER0_C BRKIN X H2         I2C0_SDA         I2C0_SDA           PA11         EVENTOU USART0_C TIMER0_C TIMER0_			X <sup>(2)</sup>					
PA4         SPI0_NSS         USART1_C K(2)         CH0         TIMER15_ EVENTOU CH0         EVENTOU CH0         TIMER15_ CH0         EVENTOU CH0         TIMER16_ EVENTOU CH0         CH0         TIMER16_ CH0         EVENTOU CH0         TIMER16_ CH0         CH0         CH0         TIMER16_ CH0         CH0         CH0         TIMER16_ CH0         CH0         CH0         CH0         TIMER16_ CH0         CH0         CH0         CH0		SPI0_NSS	USART0_C					
PA5			K <sup>(1)</sup>			TIMER13_		SPI1_NSS <sup>(3</sup>
PA5   SPI0_SCK   TIMER1_C   H0   TIMER1_E   TI	PA4		USART1_C			CH0		)
PA5         SPI0_SCK         H0 TIMER1_E TI         TIMER1_E TI         TIMER1_E TI         TIMER1_E TI         TIMER1_E TI         TIMER1_E TI         EVENTOU TIMER1_E			K <sup>(2)</sup>					
PA5         SPI0_SCK         TIMER1_E TI         TIMER1_E TI         TIMER1_E TI         TIMER15_ EVENTOU         EVENTOU T           PA6         SPI0_MISO H0         TIMER2_C RKIN         TIMER0_B RKIN         TIMER15_ CH0         EVENTOU TIMER16_ TIMER16_ BRKIN         EVENTOU TIMER0_C H1         EVENTOU TIMER0_C H1         USART1_T TX         USART1_T TX         I2C0_SCL         I2C0_SCL         I2C0_SDA         ICC0_SDA         ICC		SPI0_SCK		TIMER1_C				
TIMER1_E				H0				
PA6         SPI0_MISO         TIMER2_C H0         TIMER0_B RKIN         TIMER15_ CH0         EVENTOU T           PA7         SPI0_MOSI         TIMER2_C H1         TIMER0_C H1         TIMER13_ TIMER16_ EVENTOU CH0         EVENTOU T           PA8         CK_OUT         USART0_C K H0         EVENTOU USART1_T T X(2)         TIMER14_ T X(2)         EVENTOU USART1_T T X(2)         TIMER14_ T X(2)         EVENTOU USART1_T T X(2	PA5			TIMER1_E				
PA6         SPI0_MISO         H0         RKIN         CH0         T           PA7         SPI0_MOSI         TIMER2_C TIMER0_C H1         TIMER13_ TIMER16_ EVENTOU CH0         TIMER16_ EVENTOU TIMER16_ CH0         TIMER16_ CH0         TIMER16_ TIMER16_ TIMER0_C				TI				
PA7   SPI0_MOSI			TIMER2_C	TIMER0_B			TIMER15_	EVENTOU
PA7         SPI0_MOSI   H1         H0_ON         CH0         CH0         T           PA8         CK_OUT   USART0_C   TIMERO_C   EVENTOU   USART1_T   T   X(2)         USART0_T   TIMERO_C	PA6	SPI0_MISO	H0	RKIN			CH0	Т
PA8         CK_OUT         USARTO_C K         TIMERO_C K         EVENTOU USART1_T T         USART1_T T         USART1_T T         USART0_C T         TIMERO_C T         USART0_C T         TIMERO_C T         USART0_C T         TIMERO_C T         USART0_C T			TIMER2_C	TIMER0_C		TIMER13_	TIMER16_	EVENTOU
PA8         CK_OUT         K         H0         T         X(2)           PA9         TIMER14_ BRKIN         USART0_T TIMER0_C JUSART0_R TIMER0_C JUSART0_R JUSART0_C	PA7	SPI0_MOSI	H1	H0_ON		CH0	CH0	Т
PA9	D4.0	014 0117	USART0_C	TIMER0_C	EVENTOU	USART1_T		
PA9         BRKIN         X         H1         I2C0_SCL           PA10         TIMER16_ USARTO_R TIMERO_C BRKIN         X         H2           PA11         EVENTOU USARTO_C TIMERO_C TIMERO_C BY TYPE TYPE TYPE TYPE TYPE TYPE TYPE TYP	PA8	CK_OUT	K	H0	Т	X <sup>(2)</sup>		
BRKIN   X	DAG	TIMER14_	USART0_T	TIMER0_C		1000 001		
PA10         BRKIN         X         H2         I2C0_SDA           PA11         EVENTOU USARTO_C TIMERO_C TS         TS         H3	PA9	BRKIN	X	H1		12C0_SCL		
BRKIN	DA40	TIMER16_	USART0_R	TIMER0_C		1000 004		
PA11 T TS H3	PATU	BRKIN	X	H2		IZCU_SDA	TIMER15_ CH0 TIMER16_	
T TS H3	DA44	EVENTOU	USART0_C	TIMER0_C				
PA12 EVENTOU USARTO_R TIMERO_E	PATT	Т	TS	НЗ				
	PA12	EVENTOU	USART0_R	TIMER0_E				



	Т	TS/USART	TI			
		0_DE				
PA13	SWDIO	IFRP_OUT				SPI1_MISO
	SWCLK	USART0_T				
PA14		X <sup>(1)</sup>				SPI1_MOSI
PA14		USART1_T				(3)
		X <sup>(2)</sup>				
	SPIO NSS	USART0_R	TIMER1_C			
PA15		X <sup>(1)</sup>	H0	EVENTOU		SPI1_NSS <sup>(3</sup>
		USART1_R	TIMER1_E	Т		)
		X <sup>(2)</sup>	TI			

- (1) Functions are available on GD32F130x4 devices only.
- (2) Functions are available on GD32F130x8/6 devices.
- (3) Functions are available on GD32F130x8 devices.

Table 2-10. Port B alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PB0	EVENTOU	TIMER2_C	TIMER0_C		USART1_R		
F 50	Т	H2	H1_ON		X <sup>(2)</sup>		
PB1	TIMER13_	TIMER2_C	TIMER0_C				SPI1_SCK(
PDI	CH <sub>0</sub>	НЗ	H2_ON				3)
PB2							
PB3	SPI0_SCK	EVETOUT	TIMER1_C				
F D3	31 10_3CK	LVLIOOI	H1				
PB4	SPI0_MISO	TIMER2_C	EVENTOU				
F D4	SFIU_IVIISO	H0	T				
PB5	SPI0_MOSI	TIMER2_C	TIMER15_	I2C0_SMB			
F B3	SPIU_IVIUSI	H1	BRKIN	А			
PB6	USART0_T	I2C0_SCL	TIMER15_				
1 00	X	1200_30L	CH0_ON				
PB7	USART0_R	I2C0_SDA	TIMER16_				
1 57	Х		CH0_ON				
PB8		I2C0_SCL	TIMER15_				
1 50			CH0				
PB9	IFRP_OUT	I2C0_SDA	TIMER16_	EVENTOU			
1 55	IFKF_OUT	1200_0DA	CH0	Т			
PB10		I2C1_SCL(3	TIMER1_C				
1 510		)	H2				
PB11	EVENTOU	I2C1_SDA(	TIMER1_C				
1 011	Т	3)	Н3				
PB12	SPI0_NSS(	EVENTOU	TIMER0_B		I2C1_SMB		



# GD32F130xx Datasheet

	1)	Т	RKIN		A <sup>(3)</sup>	
	SPI1_NSS(					
	3)					
	SPI0_SCK(					
DD42	1)		TIMER0_C			
PB13	SPI1_SCK(		H0_ON			
	3)					
	SPI0_MISO					
PB14	(1)	TIMER14_	TIMER0_C			
PD14	SPI1_MISO	CH0	H1_ON			
	(3)					
	SPI0_MOSI					
PB15	(1)	TIMER14_	TIMER0_C	TIMER14_		
	SPI1_MOSI	CH1	H2_ON	CH0_ON		
	(3)					

### Notes:

- (1) Functions are available on GD32F130x4 devices only.
- (2) Functions are available on GD32F130x8/6 devices.
- (3) Functions are available on GD32F130x8 devices.



Table 2-11. Port C & D & F alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
	EVENTOU						
PC0	Т						
DO4	EVENTOU						
PC1	Т						
DCO	EVENTOU						
PC2	Т						
PC3	EVENTOU						
1 03	Т						
PC4	EVENTOU						
1 04	Т						
PC6	TIMER2_C						
1 00	H0						
PC7	TIMER2_C						
	H1						
PC8	TIMER2_C						
	H2						
PC9	TIMER2_C						
	H3						
PD2	TIMER2_E						
	TI						
	SPI1_NSS,						
PF4	EVENTOU						
	T						
PF5	EVENTOU						
	T						
	I2C0_SCL <sup>(1</sup>						
PF6	12C1_SCL <sup>(2</sup>						
	)						
	I2C0_SDA <sup>(1</sup>						
	)						
PF7	I2C1_SDA <sup>(2</sup>						
	)						
						1	

#### Notes:

- (1) Functions are available on GD32F130x4/6 devices.
- (2) Functions are available on GD32F130x8 devices only.



# 3. Functional description

### 3.1. Arm<sup>®</sup> Cortex<sup>®</sup>-M3 core

The Cortex®-M3 processor is the latest generation of Arm® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit Arm® Cortex®-M3 processor core
- Up to 48 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the Armv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

# 3.2. On-chip memory

- Up to 64 Kbytes of Flash memory
- The region of the MCU executing instructions without waiting time is up to 32K bytes (in case that the Flash size equal to 16K or 32K, all memory is no waiting time). A long time delay when CPU fetches the instructions out of the range.
- Up to 8 Kbytes of SRAM with hardware parity checking

The Arm® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 64 Kbytes of inner Flash at most, which includes code Flash and data Flash is available for storing programs and data, and there is no waiting time within code Flash area when CPU executes instructions. The <u>Table 2-2.</u> <u>GD32F130xx memory map</u> shows the memory map of the GD32F130xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.



## 3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB and two APB domains is 48 MHz. See <u>Figure</u> 2-8. GD32F130xx clock tree for details on the clock tree.

GD32F1x0 Reset Control includes the control of three kinds of reset: power reset, system reset and backup domain reset. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V<sub>DD</sub> is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

#### Power supply schemes:

- V<sub>DD</sub> range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through VDD pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.
- V<sub>BAT</sub> range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

#### 3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PA2 and PA3, PA14 and PA15).



## 3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

#### ■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

#### ■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, the RTC tamper and timestamp, the USART0 wakeup and the CEC wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

#### ■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except Backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

# 3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 1 MSPS.
- Input voltage range: V<sub>SSA</sub> to V<sub>DDA</sub> (2.6 to 3.6 V).
- Temperature sensor.

One 12-bit 1 MSPS multi-channel ADCs are integrated in the device. It is a total of up to 16 multiplexed external channels, 1 channel for internal temperature sensor (V<sub>SENSE</sub>), 1 channel for internal reference voltage (V<sub>REFINT</sub>) and 1 channel for battery voltage (V<sub>BAT</sub>). The input voltage range is between V<sub>SSA</sub> and V<sub>DDA</sub>. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general timers (TIMERx, x=1,2,14) and the advanced timers (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value. Each device is factory-calibrated to improve the accuracy and the calibration data are stored in the system memory area.



#### 3.7. DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

## 3.8. General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F130xx, named PA0  $\sim$  PA15 and PB0  $\sim$  PB15, PC0  $\sim$  PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

# 3.9. Timers and PWM generation

- One 16-bit advanced timer (TIMER0), one 32-bit general timer (TIMER1) and five 16-bit general timers (TIMER2, TIMER13 ~ TIMER16)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels.



It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, generation of PWM waveform (edge-aligned or center-aligned mode) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The GD32F130xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler, It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wake up interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

## 3.10. Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy



The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

## 3.11. Inter-integrated circuit (I2C)

- Up to two I2Cs bus interfaces can support both master and slave mode with a frequency up to 400 KHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

# 3.12. Serial peripheral interface (SPI)

- Up to two SPIs interfaces with a frequency of up to 18 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

# 3.13. Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating speed up to 6 Mbit/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support



- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

## 3.14. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

## 3.15. Package and operation temperature

- LQFP64 (GD32F130Rx), LQFP48 (GD32F130Cx), LQFP32 (GD32F130Kx), QFN32 (GD32F130Kx), QFN28 (GD32F130Gx) and TSSOP20 (GD32F130Fx)
- Operation temperature range: -40°C to +85°C (industrial level)



## 4. Electrical characteristics

# 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1)(4)

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	External voltage range <sup>(2)</sup>	Vss - 0.3	Vss + 3.6	V
$V_{DDA}$	DDA External analog supply voltage		V <sub>SSA</sub> + 3.6	V
$V_{BAT}$	External battery supply voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V
Vin	Input voltage on 5V tolerant pin <sup>(3)</sup>	V <sub>SS</sub> - 0.3	$V_{DD} + 4.0$	V
VIN	Input voltage on other I/O	V <sub>SS</sub> - 0.3	4.0	V
$ \Delta V_{DDX} $	Variations between different VDD power pins		50	mV
V <sub>SSX</sub> -V <sub>SS</sub>	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	±25	mA
TA	Operating temperature range	-40	+85	°C
	Power dissipation at T <sub>A</sub> = 85°C of LQFP64		629	
	Power dissipation at T <sub>A</sub> = 85°C of LQFP48		621	
Pp	Power dissipation at T <sub>A</sub> = 85°C of LQFP32	_	605	mW
PD	Power dissipation at T <sub>A</sub> = 85°C of QFN32	_	825	IIIVV
	Power dissipation at T <sub>A</sub> = 85°C of QFN28	_	605	
	Power dissipation at T <sub>A</sub> = 85°C of TSSOP20	_	482	
T <sub>STG</sub>	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	+125	°C

<sup>(1)</sup> Guaranteed by design, not tested in production.

# 4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
$V_{DD}$	Supply voltage	_	2.6	3.3	3.6	V
V <sub>DDA</sub>	Analog supply voltage	Same as V <sub>DD</sub>	2.6	3.3	3.6	V
V <sub>BAT</sub>	Battery supply voltage	_	1.8(2)	_	3.6	V

<sup>(1)</sup> Based on characterization, not tested in production.

<sup>(2)</sup> All main power and ground pins should be connected to an external power source within the allowable range.

<sup>(3)</sup> VIN maximum value cannot exceed 5.5 V.


<sup>(4)</sup> It is recommended that  $V_{DD}$  and  $V_{DDA}$  are powered by the same source. The maximum difference between  $V_{DD}$  and  $V_{DDA}$  does not exceed 300 mV during power-up and operation.

<sup>(2)</sup> In the application which V<sub>BAT</sub> supply the backup domains, if the V<sub>BAT</sub> voltage drops below the minimum value,



when  $V_{DD}$  is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL again.

Figure 4-1. Recommended power supply decoupling capacitors(1)



(1) All decoupling capacitors need to be as close as possible to the pins on the PCB board. More details refer to **AN108 GD32F1x0 Hardware Development Guide**.

Table 4-3. Clock frequency(1)

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK1</sub>	AHB1 clock frequency	_	_	48	MHz
f <sub>HCLK2</sub>	AHB2 clock frequency	_	_	48	MHz
f <sub>APB1</sub>	APB1 clock frequency	_	_	48	MHz
f <sub>APB2</sub>	APB2 clock frequency			48	MHz

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up/ Power down(1)

Symbol	Parameter	Conditions	Min	Max	Unit
4	V <sub>DD</sub> rise time rate		0	8	110/11
tvdd	V <sub>DD</sub> fall time rate	_	20	∞	µs/v

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions(1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
4	Start up time	Clock source from HXTAL	19	ms
t <sub>start-up</sub>	Start-up time	Clock source from IRC8M	19	μs

<sup>(1)</sup> Based on characterization, not tested in production.

Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

Symbol	Parameter	Тур	Unit
t <sub>Sleep</sub>	Wakeup from Sleep mode	3.3	- 10
t <sub>Deep-sleep</sub>	Wakeup from Deep-sleep mode(LDO in run mode)	4.9	μs

<sup>(2)</sup> After power-up, the start-up time is the time between the rising edge of NRST high and the main function.

<sup>(3)</sup> PLL is off.



Symbol	Parameter	Тур	Unit
	Wakeup from Deep-sleep mode (LDO in low power mode)	4.9	
tStandby	Wakeup from Standby mode	21	ms

<sup>(1)</sup> Based on characterization, not tested in production.

# 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7.Power consumption characteristics (2)(3)(3)(4)(5)(6)

Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
		V <sub>DD</sub> =V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System clock=48 MHz, All peripherals enabled	_	18.5	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System clock =48 MHz, All peripherals disabled	_	13.2	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System clock =36 MHz, All peripherals enabled	_	14.6	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System Clock =36 MHz, All peripherals disabled	_	10.5	_	mA
	Supply current	V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System clock =24 MHz, All peripherals enabled	_	10.3	_	mA
	(Run mode)	V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System Clock =24 MHz, All peripherals disabled	_	7.5	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System clock =16 MHz, All peripherals enabled	_	7.4	_	mA
I <sub>DD</sub> + I <sub>DDA</sub>		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System Clock =16 MHz, All peripherals disabled	_	5.6	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System clock =8 MHz, All peripherals enabled		4.5	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System Clock =8 MHz, All peripherals disabled	_	3.6	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, CPU clock off, System clock =48 MHz, All peripherals enabled	_	11.6	_	mA
	Supply current (Sleep mode)	V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, CPU clock off, System clock =48 MHz, All peripherals disabled	-	5.1	-	mA
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, CPU clock off, System clock =36 MHz, All peripherals enabled	_	9.1	_	mA

<sup>(2)</sup> The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions:  $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , IRC8M = System clock = 8MHz.



# GD32F130xx Datasheet

		ODOZI	100/	JOAN Data		.00
Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, CPU				
		clock off, System clock =36 MHz, All	_	4.2	_	mΑ
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, CPU				
		clock off, System clock =24 MHz, All	_	6.6	_	mΑ
		peripherals enabled				
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, CPU				
		clock off, System clock =24 MHz, All		3.4	_	mΑ
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, CPU				
		clock off, System clock =16 MHz, All	_	5.0	_	mΑ
		peripherals enabled				
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, CPU				
		clock off, System clock =16 MHz, All	_	2.8	_	mΑ
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, CPU				
		clock off, System clock =8 MHz, All	_	3.3	_	mΑ
		peripherals enabled				
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, HXTAL=8MHz, CPU				
		clock off, System clock =8 MHz, All	_	2.2	_	mΑ
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, Regulator in run mode,		200	1100	
	Supply current	IRC40K off, RTC off	_	263	1100	μΑ
	(Deep-sleep	V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, Regulator in low power				
	mode)	mode, IRC40K off, RTC off	_	255	_	μΑ
		$V_{DD} = V_{DDA} = 3.3V$ , LXTAL off, IRC40K on,	_	7.3	_	μΑ
		RTC on				
	Supply current	V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, LXTAL off, IRC40K on,	_	6.8	_	μΑ
	(Standby mode)	RTC off				
		V <sub>DD</sub> = V <sub>DDA</sub> =3.3V, LXTAL off, IRC40K off,	_	5.5	27.5	μΑ
		RTC off				Ľ
		$V_{DD}$ and $V_{DDA}$ not available, $V_{BAT}$ =3.6 V,				
		LXTAL on with external crystal, RTC on,	_	2.6	_	μΑ
		LXTAL High driving				
		V <sub>DD</sub> and V <sub>DDA</sub> not available, V <sub>BAT</sub> =3.3 V,				
		LXTAL on with external crystal, RTC on,		2.4	_	μΑ
IBAT	Battery supply	LXTAL High driving				
-	current	$V_{DD}$ and $V_{DDA}$ not available, $V_{BAT}$ =2.6 V,				
		LXTAL on with external crystal, RTC on,	_	1.9	_	μΑ
		LXTAL High driving				
		$V_{DD}$ and $V_{DDA}$ not available, $V_{BAT}$ =1.8 V,				
		LXTAL on with external crystal, RTC on,	_	1.3	_	μΑ
		LXTAL High driving				



## GD32F130xx Datasheet

_			0502.				
	Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
			V <sub>DD</sub> and V <sub>DDA</sub> not available, V <sub>BAT</sub> =3.6 V,				
			LXTAL on with external crystal, RTC on,	_	2.6	_	μΑ
			LXTAL Medium High driving				
			V <sub>DD</sub> and V <sub>DDA</sub> not available, V <sub>BAT</sub> =3.3 V,				
			LXTAL on with external crystal, RTC on,	_	2.3	_	μΑ
			LXTAL Medium High driving				
			V <sub>DD</sub> and V <sub>DDA</sub> not available, V <sub>BAT</sub> =2.6 V,				
			LXTAL on with external crystal, RTC on,	_	1.8	_	μΑ
			LXTAL Medium High driving				
			V <sub>DD</sub> and V <sub>DDA</sub> not available, V <sub>BAT</sub> =1.8 V,				
			LXTAL on with external crystal, RTC on,	_	1.3	_	μΑ
			LXTAL Medium High driving				
			$V_{DD}$ and $V_{DDA}$ not available, $V_{BAT}$ =3.6 V,				
			LXTAL on with external crystal, RTC on,	_	1.5	_	μΑ
			LXTAL Medium Low driving				
			V <sub>DD</sub> and V <sub>DDA</sub> not available, V <sub>BAT</sub> =3.3 V,				
			LXTAL on with external crystal, RTC on,	_	1.4	_	μΑ
			LXTAL Medium Low driving				
			V <sub>DD</sub> and V <sub>DDA</sub> not available, V <sub>BAT</sub> =2.6 V,				
			LXTAL on with external crystal, RTC on,	_	1.2	_	μΑ
			LXTAL Medium Low driving				
			$V_{DD}$ and $V_{DDA}$ not available, $V_{BAT}$ =1.8 V,				
			LXTAL on with external crystal, RTC on,		1.0	_	μΑ
			LXTAL Medium Low driving				
			V <sub>DD</sub> and V <sub>DDA</sub> not available, V <sub>BAT</sub> =3.6 V,				
			LXTAL on with external crystal, RTC on,		1.4	_	μΑ
			LXTAL Low driving				
			$V_{DD}$ and $V_{DDA}$ not available, $V_{BAT}$ =3.3 V,				
			LXTAL on with external crystal, RTC on,	_	1.3	_	μΑ
			LXTAL Low driving				
			V <sub>DD</sub> and V <sub>DDA</sub> not available, V <sub>BAT</sub> =2.6 V,				
			LXTAL on with external crystal, RTC on,	_	1.1	_	μΑ
			LXTAL Low driving				
			V <sub>DD</sub> and V <sub>DDA</sub> not available, V <sub>BAT</sub> =1.8 V,				
			LXTAL on with external crystal, RTC on,	_	0.9	_	μΑ
			LXTAL Low driving				

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for  $T_A$  = 25  $^{\circ}C$  and test result is mean value.
- (3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.
- (6) All GPIOs are configured as analog mode except standby mode.




20 18.5 18 16 14 All peripherals enabled I<sub>DD</sub>+I<sub>DDA</sub> (mA) 12 13.2 All peripherals disabled 10 10.5 7.4 8 7.5 6 3.6 2 0 16 24 36 8

System clock (MHz)

Figure 4-2. Typical supply current consumption in Run mode





## 4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is



given in the <u>Table 4-8. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-8. EMS characteristics(1)

Symbol	Parameter	Conditions	Level/Class
Vesd	Voltage applied to all device pins to	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = +25 °C	3B
VESD	induce a functional disturbance	conforms to IEC 61000-4-2	ЗБ
	Fast transient voltage burst applied to	V - 2.2.V T - 1.25.°C	
$V_{FTB}$	induce a functional disturbance through	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = +25 °C conforms to IEC 61000-4-4	4A
	100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins	conforms to IEC 61000-4-4	

<sup>(1)</sup> Based on characterization, not tested in production.

EMI (Electromagnetic Interference) emission test result is given in the <u>Table 4-9. EMI characteristics</u>(1), The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.

Table 4-9. EMI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Tested frequency band	Max vs. [fhxtal/fhclk] 8/48 MHz	Unit
		$V_{DD} = 3.6 \text{ V}, T_A = +25 ^{\circ}\text{C},$	0.15 to 30 MHz	9.83	
S <sub>EMI</sub>	Peak level	LQFP64, f <sub>HCLK</sub> = 48 MHz,	30 to 130 MHz	9.00	dΒμV
		conforms to SAE J1752- 3:2017	130 MHz to 1GHz	14.64	

 $<sup>\</sup>begin{tabular}{ll} (1) & Based on characterization, not tested in production. \end{tabular}$ 



# 4.5. Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)	_	2.123	_	V
		LVDT<2:0> = 000(falling edge)		2.019	_	V
		LVDT<2:0> = 001(rising edge)	_	2.213	_	V
		LVDT<2:0> = 001(falling edge)	_	2.181	_	V
$V_{LVD}^{(1)}$		LVDT<2:0> = 010(rising edge)	_	2.31	_	٧
	Low Voltage Detector Threshold	LVDT<2:0> = 010(falling edge)	_	2.194	ı	V
		LVDT<2:0> = 011(rising edge)		2.404	_	V
V <sub>1.175</sub> (1)		LVDT<2:0> = 011(falling edge)		2.304	_	V
V LVD√ /		LVDT<2:0> = 100(rising edge)		2.505	_	V
		LVDT<2:0> = 100(falling edge)	_	2.382	_	V
		LVDT<2:0> = 101(rising edge)		2.604	_	V
		LVDT<2:0> = 101(falling edge)	_	2.498	_	V
		LVDT<2:0> = 110(rising edge)		2.702	_	V
		LVDT<2:0> = 110(falling edge)	_	2.59		V
		LVDT<2:0> = 111(rising edge)		2.803	_	V
		LVDT<2:0> = 111(falling edge)		2.684	_	V
V <sub>LVDhyst</sub> <sup>(2)</sup>	LVD hysteresis	_	_	100	_	mV
V <sub>POR</sub> <sup>(1)</sup>	Power on reset threshold		_	2.4	l	V
$V_{PDR}^{(1)}$	Power down reset threshold	PDRVS = 0	_	2.35		V
V <sub>PDRhyst</sub> <sup>(2)</sup>	PDR hysteresis		_	0.05	_	V
trsttempo <sup>(2)</sup>	Reset temporization		_	2	_	ms
V <sub>POR</sub> <sup>(1)</sup>	Power on reset threshold		_	2.4	_	٧
V <sub>PDR</sub> <sup>(1)</sup> Power down re		PDRVS = 1	_	1.8	_	٧
V <sub>PDRhyst</sub> <sup>(2)</sup>	PDR hysteresis		_	0.6	_	V
t <sub>RSTTEMPO</sub> (2)	Reset temporization		_	2	_	ms



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

## 4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>ESD(HBM)</sub>	Electrostatic discharge	T <sub>A</sub> =25 °C; JS-001-2014			5000	V	
A E2D(HRM)	voltage (human body model)	TA=23 C, 33-001-2014	_			V	
\/	Electrostatic discharge	T <sub>A</sub> =25 °C;			500	\/	
VESD(CDM)	voltage (charge device model)	JS-002-2014	_	_		V	

Table 4-12. Static latch-up characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
LU	I-test	T 05 00 150D70	_	_	±100	mA
LO	V <sub>supply</sub> over voltage	T <sub>A</sub> =25 °C; JESD78	_	_	5.4	٧

#### 4.7. External clock characteristics

Table 4-13. High speed crystal oscillator (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HXTAL</sub> <sup>(1)</sup>	Crystal or ceramic frequency	V <sub>DD</sub> =3.3V	4	8	32	MHz
R <sub>F</sub> <sup>(2)</sup>	Feedback resistor	_	_	200	_	kΩ
	Recommended matching					
C <sub>HXTAL</sub> (2)(3)	capacitance on OSCIN and	_	_	20	30	pF
	OSCOUT					
Ducy <sub>(HXTAL)</sub> <sup>(2)</sup>	Crystal or ceramic duty cycle		30	50	70	%
g <sub>m</sub> (2)	Oscillator transconductance	Startup	_	25		mA/V
I <sub>DDHXTAL</sub> <sup>(1)</sup>	HXTAL oscillator operating	V <sub>DD</sub> =3.3V. T <sub>A</sub> =25°C		1.1		mA
IDDHXTAL	current	ν <sub>DD</sub> -3.3 v, TA-23 C		1.1		IIIA
tsuhxtal <sup>(1)</sup>	HXTAL oscillator startup time	V <sub>DD</sub> =3.3V, T <sub>A</sub> =25°C	_	1.5	_	ms

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3)  $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} C_S)$ , For  $C_{HXTAL1}$  and  $C_{HXTAL2}$ , it is recommended matching capacitance on OSCIN and OSCOUT. For  $C_{LOAD}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For  $C_S$ , it is PCB and MCU pin stray capacitance.



Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HXTAL_ext</sub> (1)	External clock source or oscillator	V <sub>DD</sub> = 3.3 V	1		50	MHz
IHX IAL_ext\'''	frequency	VDD - 3.3 V	-		50	IVIITZ
V <sub>HXTALH</sub> (2)	OSCIN input pin high level	$  0.7 V_{DD}  $	0.7 \/pp		V <sub>DD</sub>	V
V HX IALH\-/	voltage	$V_{DD} = 3.3 \text{ V}$	0.7 VDD	_	<b>V</b> DD	V
V <sub>HXTALL</sub> <sup>(2)</sup>	OSCIN input pin low level voltage		$V_{SS}$	_	$0.3\ V_{DD}$	V
t <sub>H/L(HXTAL)</sub> (2)	OSCIN high or low time	_	5	_	_	ns
t <sub>R/F(HXTAL)</sub> (2)	OSCIN rise or fall time	_	_	_	10	ns
C <sub>IN</sub> <sup>(2)</sup>	OSCIN input capacitance	_		5	_	pF
Ducy <sub>(HXTAL)</sub> <sup>(2)</sup>	Duty cycle	<u> </u>	40	_	60	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LXTAL</sub> <sup>(1)</sup>	Low Speed crystal oscillator (LXTAL) frequency	V <sub>DD</sub> = 3.3V	_	32.768	_	KHz
C <sub>LXTAL</sub> (2)(3)	Recommended matching capacitance on OSC32IN and OSC32OUT	_	_	10	_	pF
Ducy <sub>(LXTAL)</sub> (2)	Crystal or ceramic duty cycle	_	48	50	52	%
~ (2)	O cillata a tanana a andu atana	Lower driving capability	_	4	_	
g <sub>m</sub> (2)	Oscillator transconductance	Higher driving capability	_	18	_	μA/V
I <sub>DDLXTAL</sub> <sup>(1)</sup>	LXTAL oscillator operating capa current Higher	Lower driving capability	_	0.9	_	
IDDLXTAL\''/		Higher driving capability	_	1.9	_	μA
(1)(4)	LVTAL ancillator atomic 4ins	Lower driving capability		1.36		S
t <sub>SULXTAL</sub> <sup>(1)(4)</sup>	LXTAL oscillator startup time	Higher driving capability	_	0.55	_	S

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3)  $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$ , For  $C_{LXTAL1}$  and  $C_{LXTAL2}$ , it is recommended matching capacitance on OSC32IN and OSC32OUT. For  $C_{LOAD}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For  $C_S$ , it is PCB and MCU pin stray capacitance.
- (4) tsulxtal is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.



Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
<b>f</b> (1)	External clock source or	V -22V		32.768	1000	kHz
f <sub>LXTAL_ext</sub> <sup>(1)</sup>	oscillator frequency	$V_{DD} = 3.3 \text{ V}$		32.700	1000	KHZ
(2)	OSC32IN input pin high level		0.71/		.,	
V <sub>LXTALH</sub> <sup>(2)</sup>	voltage		0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
(2)	OSC32IN input pin low level		.,		0.237	V
V <sub>LXTALL</sub> <sup>(2)</sup>	voltage		Vss		0.3 V <sub>DD</sub>	
t <sub>H/L(LXTAL)</sub> (2)	OSC32IN high or low time		450		_	
t <sub>R/F(LXTAL)</sub> (2)	OSC32IN rise or fall time		_		50	ns
C <sub>IN</sub> <sup>(2)</sup>	OSC32IN input capacitance	_	_	5	_	pF
Ducy <sub>(LXTAL)</sub> (2)	Duty cycle	_	30	50	70	%

<sup>(1)</sup> Based on characterization, not tested in production.

## 4.8. Internal clock characteristics

Table 4-17. Internal 8 MHz RC oscillator (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Internal 8 MHz RC					
f <sub>IRC8M</sub>	oscillator (IRC8M)	$V_{DD}=V_{VDDA}=3.3V$	_	8	_	MHz
	frequency					
	IRC8M oscillator	$V_{DD}=V_{VDDA}=3.3V$ ,		-1.7		%
	Frequency accuracy,	T <sub>A</sub> =-40°C ~+85°C		~1.4		/0
ACC IDOOL	Factory-trimmed	$V_{DD}=V_{VDDA}=3.3V$ , $T_A=25$ °C	-1	ı	+1	%
ACCIRC8M	IRC8M oscillator					
	Frequency accuracy, User	_	_	0.5	_	%
	trimming step <sup>(1)</sup>					
Ducy <sub>IRC8M</sub> <sup>(2)</sup>	IRC8M oscillator duty cycle	V <sub>DD</sub> =V <sub>VDDA</sub> =3.3V, f <sub>IRC8M</sub> =8MHz	48	50	52	%
IDDIRC8M	IRC8M oscillator operating	V <sub>DD</sub> =V <sub>VDDA</sub> =3.3V, f <sub>IRC8M</sub> =8MHz		39	100	
+I <sub>DDAIRC8M</sub> (1)	current	VDD-VVDDA -3.3V, IIRC8M-OIVITIZ	_	39	100	μΑ
tsuirc8m <sup>(1)</sup>	IRC8M oscillator startup	\/\/2.2\/.f=====0MUz		3.6		
LSUIRC8M\'''	time	V <sub>DD</sub> =V <sub>VDDA</sub> =3.3V, f <sub>IRC8M</sub> =8MHz	_	3.0		us

<sup>(1)</sup> Based on characterization, not tested in production.

Table 4-18. Internal 40KHz RC oscillator (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
. (4)	Internal 40KHz RC	Internal 40KHz RC oscillator (IRC40K) frequency $ V_{DD}=V_{VDDA}=3.3V, $ $ T_{A}=-40^{\circ}C \sim +85^{\circ}C $	_	40	_	
f <sub>IRC40K</sub> <sup>(1)</sup>	oscillator (IRC40K)					KHz
	frequency					
I <sub>DDIRC40KI</sub>	IRC40K oscillator operating	V <sub>DD</sub> =V <sub>VDDA</sub> =3.3V, T <sub>A</sub> =25°C		1.3		
+I <sub>DDAIRC40KI</sub> (2)	current			1.3		μΑ
t <sub>SUIRC40K</sub> (2)	IRC40K oscillator startup	$V_{DD}=V_{CDDA}=3.3V$ , $T_A=25$ °C	_	115.7		μs

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	time					

- (1) Guaranteed by design, not tested in production.
- (2) Based on characterization, not tested in production.

Table 4-19. High speed internal clock (IRC14M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc14M	High Speed Internal Oscillator (IRC14M) frequency	V <sub>DD</sub> =V <sub>DDA</sub> =3.3V		14		MHz
	IRC14M oscillator Frequency	$V_{DD}=V_{DDA}=3.3V$ , $T_{A}=-40$ °C ~+85°C		-0.9~ 0.029	_	%
ACCIRC14M	accuracy, Factory-trimmed	V <sub>DD</sub> =V <sub>CDDA</sub> =3.3V, T <sub>A</sub> =25°C	-1	_	+1	%
	IRC14M oscillator Frequency accuracy, User trimming step <sup>(1)</sup>			0.5		%
D <sub>IRC14M</sub> <sup>(2)</sup>	IRC14M oscillator duty cycle	$V_{DD}=V_{DDA}=3.3V$ , $f_{IRC14M}=14MHz$	48	50	52	%
IDDIRC14M	IRC14M oscillator operating	$V_{DD}=V_{DDA}=3.3V$ ,		54		
+I <sub>DDAIRC14M</sub> (1)	current	f <sub>IRC14M</sub> =14MHz		— 54		μΑ
t <sub>SUIRC14M</sub> <sup>(1)</sup>	IRC14M oscillator startup time	$V_{DD}=V_{DDA}=3.3V$ , $f_{IRC14M}=14MHz$	_	2.9	_	us

<sup>(1)</sup> Based on characterization, not tested in production.

# 4.9. PLL characteristics

Table 4-20. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub> (1)	PLL input clock frequency		1	_	25	MHz
f <sub>PLLOUT</sub> (2)	PLL output clock frequency	_	16	_	72	MHz
f <sub>VCO</sub> (2)	PLL VCO output clock				72	MHz
IVCO(-)	frequency	_	_		12	IVITZ
t <sub>LOCK</sub> (2)	PLL lock time	_	_	_	300	μs
I <sub>DDA</sub> <sup>(1)</sup>	Current consumption on	VCO freq = 48 MHz		270		
IDDA' /	$V_{DDA}$	VCO 11eq - 40 W112		210		μΑ
	Cycle to cycle Jitter			32.1		
Jitter <sub>PLL</sub> (1)(3)	(rms)	System clock		32.1		nc
Jilleipll(1)(0)	Cycle to cycle Jitter	System Clock		255.6		ps
	(peak to peak)			255.6	_	

<sup>(1)</sup> Based on characterization, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(3)</sup> Value given with main PLL running.



# 4.10. Memory characteristics

Table 4-21. Flash memory characteristics

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Unit
	Number of guaranteed					
PEcyc	program /erase cycles	T 40 °C ±95 °C	100		_	kovoloo
FECYC	before failure	T <sub>A</sub> = -40 °C ~ +85 °C				kcycles
	(Endurance)					
t <sub>RET</sub>	Data retention time	_	_	20	_	years
tprog	Word programming time	T <sub>A</sub> = -40°C ~ +85 °C	_	37.5	105	μs
t <sub>ERASE</sub>	Page erase time	T <sub>A</sub> = -40°C ~ +85 °C	_	50	400	ms
t <sub>MERASE(16K)</sub> (2)	Mass erase time	T <sub>A</sub> = -40°C ~ +85 °C		0.3	3	s
t <sub>MERASE(32K)</sub> (2)	Mass erase time	T <sub>A</sub> = -40°C ~ +85 °C	_	0.6	6	s
tmerase(64K)(2)	Mass erase time	T <sub>A</sub> = -40°C ~ +85 °C	_	1.2	12	s

<sup>(1)</sup> Based on characterization, not tested in production.

# 4.11. NRST pin characteristics

Table 4-22. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> (1)	NRST Input low level voltage		-0.3	_	0.3 V <sub>DD</sub>	· \
V <sub>IH(NRST)</sub> (1)	NRST Input high level voltage	$V_{DD} = V_{DDA} = 2.6 \text{ V}$	$0.7~V_{DD}$		V <sub>DD</sub> + 0.3	V
$V_{hyst}^{(2)}$	Schmidt trigger Voltage hysteresis		_	330	_	mV
VIL(NRST) (1)	NRST Input low level voltage		-0.3	_	0.3 V <sub>DD</sub>	V
V <sub>IH(NRST)</sub> (1)	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	$0.7~V_{DD}$		V <sub>DD</sub> + 0.3	V
$V_{hyst}^{(2)}$	Schmidt trigger Voltage hysteresis		_	340	_	mV
VIL(NRST) (1)	NRST Input low level voltage		-0.3	_	0.3 V <sub>DD</sub>	V
V <sub>IH(NRST)</sub> (1)	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.6 \text{ V}$	0.7 V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	
V <sub>hyst</sub> <sup>(2)</sup>	Schmidt trigger Voltage hysteresis		_	350	_	mV
R <sub>pu</sub> <sup>(2)</sup>	Pull-up equivalent resistor	_	_	40		kΩ

<sup>(1)</sup> Based on characterization, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.



External reset circuit  $10 \text{ k}\Omega$ NRST  $R_{PU}$   $R_{PU}$   $R_{PU}$ 

Figure 4-4. Recommended external NRST pin circuit<sup>(1)</sup>

(1) Unless the voltage on NRST pin go below  $V_{\text{IL(NRST)}}$  level, the device would not generate a reliable reset.

# 4.12. **GPIO** characteristics

Table 4-23. I/O port DC characteristics(1)(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Standard IO Low level	2.6 V ≤ V <sub>DD</sub> = V <sub>DDA</sub> ≤ 3.3 V			0.3 V <sub>DD</sub>	
VIL	input voltage	2.0 V 3 VDD - VDDA 3 3.3 V			0.3 VDD	
VIL	5V-tolerant IO Low	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.3 \text{ V}$	_	_	0.3 V <sub>DD</sub>	
	level input voltage	2.0 V = VDD = VDDA = 0.0 V			0.0 100	V
	Standard IO High	$2.6 \text{ V} \leq \text{V}_{DD} = \text{V}_{DDA} \leq 3.3 \text{ V}$	0.7 Vpp	_	_	V
Vih	level input voltage	2.0 V = VDD VDDA = 0.0 V	0.7 VBB			
V II 1	5 V-tolerant IO High	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.3 \text{ V}$	0.7 Vpp	_	_	
	level input voltage	2.6 V = VBB	0.1 100			
	10_	_speed=50MHz				
	Low level output	$V_{DD} = 2.6 \text{ V}$	_	0.24	_	
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	_	0.21	_	
Vol	(I <sub>IO</sub> = +8 mA)	V <sub>DD</sub> = 3.6 V	_	0.2	_	
	Low level output	V <sub>DD</sub> = 2.6 V	_	0.66	_	
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	0.56	_	V
	$(I_{10} = +20 \text{ mA})$	$V_{DD} = 3.6 \text{ V}$	_	0.54	_	
	High level output	V <sub>DD</sub> = 2.6 V	_	2.25		
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V		2.94		
	$(I_{IO} = +8 \text{ mA})$	$V_{DD} = 3.6 \text{ V}$	_	3.23	_	
Vон	$(I_{IO} = +10 \text{ mA})$	V <sub>DD</sub> = 2.6 V	_	2.16		
	High level output	V <sub>DD</sub> = 3.3 V	_	2.36		V
	voltage for an IO Pin					v
	(I <sub>IO</sub> = +20 mA)	V <sub>DD</sub> = 3.6 V		2.83	_	
	IO_	_speed=10MHz				
Vol	Low level output	VDD = 2.6 V	_	0.35	_	V

# GD32F130xx Datasheet

				<i>.</i> , D		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V		0.29		
	$(I_{IO} = +4 \text{ mA})$	V <sub>DD</sub> = 3.6 V	_	0.28	_	
	Low level output voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	0.82	_	
	(I <sub>IO</sub> = +10 mA)	V <sub>DD</sub> = 3.6 V	_	0.76	_	
	High level output	$V_{DD} = 2.6 \text{ V}$	_	2.21	_	
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	_	2.96	_	
V <sub>OH</sub>	(I <sub>IO</sub> = +4 mA)	V <sub>DD</sub> = 3.6 V	_	3.28	_	V
	High level output voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	2.49	_	
	(I <sub>IO</sub> = +10 mA)	V <sub>DD</sub> = 3.6 V	_	2.85	_	
	10	_speed=2MHz				
	Low level output	$V_{DD} = 2.6 \text{ V}$	_	0.91	_	
Vol	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	_	0.72	_	
	$(I_{IO} = +4 \text{ mA})$	$V_{DD} = 3.6 \text{ V}$	_	0.69	_	V
	High level output	$V_{DD} = 2.6 \text{ V}$	_	1.75	_	V
Voн	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V		2.70		
	$(I_{IO} = +4 \text{ mA})$	V <sub>DD</sub> = 3.6 V	_	3.04		•
R <sub>PU</sub> <sup>(2)</sup>	Internal pull-up resistor	V <sub>IN</sub> =V <sub>SS</sub>	_	40	_	kΩ
R <sub>PD</sub> <sup>(2)</sup>	Internal pull-down resistor	V <sub>IN</sub> =V <sub>DD</sub>	_	40	_	kΩ

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current (typical source capability:3 mA shared between these IOs, but sink capability is same as other IO), the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).

Table 4-24. I/O port AC characteristics(1)(2)(4

GPIOx_OSPDy[1:0] bit value <sup>(3)</sup>	Parameter	Conditions	Тур	Unit
CDIOV OSDDV [4:0] VO		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	65.2	
GPIOx_OSPDy [1:0] = X0 (IO Speed = 2 MHz)	T <sub>Rise</sub> /T <sub>Fall</sub>	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	55.4	ns
(10_0peed = 2 lvll 12)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	45	
GPIOx_OSPDy [1:0] = 01		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	18.4	
(IO Speed = 10 MHz)	T <sub>Rise</sub> /T <sub>Fall</sub>	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	25.6	ns
(10_3peed = 10 Wil 12)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	30.4	
CDIOY OSPDy [1:0] = 11		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	2.6	
GPIOx_OSPDy [1:0] = 11 (IO_Speed = 50 MHz)	T <sub>Rise</sub> /T <sub>Fall</sub>	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	3.4	ns
(10_Speed = 30 Wil 12)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	4.8	

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for TA = 25 °C.
- (3) The I/O speed is configured using the GPIOx\_CTL -> MDy[1:0] bits.
- (4) Only for reference, Depending on user's design.



#### 4.13. ADC characteristics

Table 4-25. ADC characteristics

V <sub>DDA</sub> <sup>(1)</sup>	Operating voltage	_	2.6	3.3	3.6	V
V <sub>IN</sub> <sup>(1)</sup>	ADC input voltage range	16 external; 3 internal	0	_	V <sub>DDA</sub>	V
f <sub>ADC</sub> <sup>(1)</sup>	ADC clock	_	0.6	_	14	MHz
fs <sup>(1)</sup>	Sampling rate	12-bit	0.04	_	1	MSPS
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	See <b>Equation 1</b>	_	_	54.8	kΩ
R <sub>ADC</sub> <sup>(2)</sup>	Input sampling switch resistance	_	_	_	0.2	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Input sampling capacitance	No pin/pad capacitance included	_	32	_	pF
t <sub>CAL</sub> <sup>(2)</sup>	Calibration time	f <sub>ADC</sub> = 14 MHz	_	5.928	_	μs
t <sub>s</sub> (2)	Sampling time	f <sub>ADC</sub> = 14 MHz	0.11	_	17.11	μs
t <sub>CONV</sub> (2)	Total conversion time(including sampling time)	12-bit	_	14	ı	1/ f <sub>ADC</sub>
t <sub>SU</sub> <sup>(2)</sup>	Startup time	_	_	_	1	μS
$V_{DDA}^{(1)}$	Operating voltage		2.6	3.3	3.6	V
V <sub>IN</sub> <sup>(1)</sup>	ADC input voltage range	16 external; 3 internal	0	_	$V_{DDA}$	V

<sup>(1)</sup> Based on characterization, not tested in production.

**Equation 1:** Rain max formula 
$$R_{AIN} < \frac{T_s}{f_{ADC}*C_{ADC}*ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N=12 (from 12-bit resolution).

Table 4-26. ADC  $R_{AIN max}$  for  $f_{ADC} = 14 MHz$ 

T <sub>s</sub> (cycles)	ts (μs)	R <sub>AIN max</sub> (kΩ)
1.5	0.11	0.14
7.5	0.54	1.5
13.5	0.96	2.9
28.5	2.04	6.3
41.5	2.96	9.3
55.5	3.96	12.5
71.5	5.11	16.2
239.5	17.11	54.8

# 4.14. Temperature sensor characteristics

Table 4-27. Temperature sensor characteristics(1)

Symbol	Parameter	Min	Тур	Max	Unit
--------	-----------	-----	-----	-----	------

<sup>(2)</sup> Guaranteed by design, not tested in production.



$T_L$	VSENSE linearity with temperature	_	±1.5	_	$^{\circ}$
Avg_Slope	Average slope		4.1		mV/°C
V <sub>25</sub>	Voltage at 25 °C	_	1.45	_	V
ts_temp (2)	ADC sampling time when reading the temperature	_	17.1	_	μs

<sup>(1)</sup> Based on characterization, not tested in production.


## 4.15. I2C characteristics

Table 4-28. I2C characteristics (1) (2) (3)

Complete	Donomoton	Conditions	Standar	d mode	Fast	Unit	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
t <sub>SCL(H)</sub>	SCL clock high time	_	4.0	_	0.6	_	μs
t <sub>SCL(L)</sub>	SCL clock low time		4.7	_	1.3	_	μs
t <sub>SU(SDA)</sub>	SDA setup time		250	_	100	_	ns
t <sub>H(SDA)</sub>	SDA data hold time		0(3)	3450	0	900	ns
t <sub>R(SDA/SCL)</sub>	SDA and SCL rise time	_	_	1000	_	300	ns
t <sub>F(SDA/SCL)</sub>	SDA and SCL fall time		_	300	_	300	ns
t <sub>H(STA)</sub>	Start condition hold time	_	4.0	_	0.6	_	μs
tsu(STA)	Repeated Start condition setup time	-	4.7	_	0.6	_	μs
t <sub>SU(STO)</sub>	Stop condition setup time	_	4.0	_	0.6	_	μs
tBUFF	Stop to Start condition time (bus free)	_	4.7	_	1.3		μs

<sup>(1)</sup> Guaranteed by design, not tested in production.

Figure 4-5. I2C bus timing diagram



<sup>(2)</sup> Shortest sampling time can be determined in the application by multiple iterations.

<sup>(2)</sup> To ensure the standard mode I2C frequency,  $f_{PCLK1}$  must be at least 2 MHz. To ensure the fast mode I2C frequency,  $f_{PCLK1}$  must be at least 4 MHz.

<sup>(3)</sup> The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.



## 4.16. USART characteristics

Table 4-29. USART characteristics (1)

Symbol	Parameter	Conditions		Тур	Max	Unit
fsck	SCK clock frequency	$f_{PCLKx} = 48 \text{ MHz}$	_	_	24	MHz
t <sub>SCK(H)</sub>	SCK clock high time	$f_{PCLKx} = 48MHz$	20.83	_	_	ns
t <sub>SCK(L)</sub>	SCK clock low time	f <sub>PCLKx</sub> = 48 MHz	20.83	_	_	ns

<sup>(1)</sup> Based on characterization, not tested in production.

## 4.17. TIMER characteristics

Table 4-30. TIMER characteristics (1)

Symbol	Parameter	Conditions	Min	Max	Unit
4	Timer resolution time	_	1	_	timerxclk
t <sub>res</sub>	Tittlet resolution tittle	ftimerxclk = 48 MHz	20.8	_	ns
4	Timer external clock	_	0	ftimerxclk/2	MHz
f <sub>EXT</sub>	frequency	ftimerxclk = 48 MHz	0	24	MHz
RES	Timer resolution	_	_	16	bit
	16-bit counter clock	_	1	65536	timerxclk
tcounter	period when internal	ftimeryci k = 48 MHz	0.0208	1365	
	clock is selected	ITIMERXCLK = 46 IVITIZ	0.0208	1305	μs
t Maximum passible sour		_		65536 × 65536	timerxclk
t <sub>MAX_</sub> COUNT	Maximum possible count	ftimerxclk = 48 MHz	_	89.5	s

<sup>(1)</sup> Guaranteed by design, not tested in production.

#### 4.18. WDGT characteristics

Table 4-31. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)

Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
1/4	000	0.025	409.525	
1/8	001	0.025	819.025	
1/16	010	0.025	1638.025	
1/32	011	0.025	3276.025	ms
1/64	100	0.025	6552.025	
1/128	101	0.025	13104.025	
1/256	110 or 111	0.025	26208.025	

<sup>(1)</sup> Guaranteed by design, not tested in production.



Table 4-32. WWDGT min-max timeout value at 48 MHz (f<sub>PCLK1</sub>) (1)

Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	85.33		5.46	
1/2	01	170.67		10.92	
1/4	10	341.33	μs	21.85	ms
1/8	11	682.67		43.69	

<sup>(1)</sup> Guaranteed by design, not tested in production.

## 4.19. Parameter conditions

Unless otherwise specified, all values given for  $V_{DD}$  =  $V_{DDA}$  = 3.3 V,  $T_A$  = 25 °C.



# 5. Package information

# 5.1. LQFP64 package outline dimensions

Figure 5-1. LQFP64 package outline





Table 5-1. LQFP64 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
е	_	0.50	_
eB	11.25	_	11.45
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



(Original dimensions are in millimeters)

Figure 5-2. LQFP64 recommended footprint





# 5.2. LQFP48 package outline dimensions

Figure 5-3. LQFP48 package outline





Table 5-2. LQFP48 package dimensions

	rance of all and the parentage ammended				
Symbol	Min	Тур	Max		
А	_	_	1.60		
A1	0.05	_	0.15		
A2	1.35	1.40	1.45		
A3	0.59	0.64	0.69		
b	0.18	_	0.26		
b1	0.17	0.20	0.23		
С	0.13	_	0.17		
c1	0.12	0.13	0.14		
D	8.80	9.00	9.20		
D1	6.90	7.00	7.10		
E	8.80	9.00	9.20		
E1	6.90	7.00	7.10		
е	_	0.50	_		
eB	8.10	_	8.25		
L	0.45	_	0.75		
L1	_	1.00	_		
θ	0°	_	7°		



Figure 5-4. LQFP48 recommended footprint





# 5.3. LQFP32 package outline dimensions

Figure 5-5. LQFP32 package outline





Table 5-3. LQFP32 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.33	_	0.41
b1	0.32	0.35	0.38
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
Е	8.80	9.00	9.20
E1	6.90	7.00	7.10
е	_	0.80	_
eB	8.10	_	8.25
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



(Original dimensions are in millimeters)

Figure 5-6. LQFP32 recommended footprint





# 5.4. QFN32 package outline dimensions

Figure 5-7. QFN32 package outline





Table 5-4. QFN32 package dimensions

Symbol	Min	Тур	Max
Α	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.18	0.25	0.30
С	0.18	0.20	0.25
D	4.90	5.00	5.10
D2	3.40	3.50	3.60
E	4.90	5.00	5.10
E2	3.40	3.50	3.60
е	_	0.50	_
h	0.30	0.35	0.40
L	0.35	0.40	0.45
Ne	_	3.50	_



Figure 5-8. QFN32 recommended footprint





# 5.5. QFN28 package outline dimensions

Figure 5-9. QFN28 package outline





Table 5-5. QFN28 package dimensions

Symbol	Min	Тур	Max
Α	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.15	0.20	0.25
b1	_	0.14	_
С	0.18	0.20	0.25
D	3.90	4.00	4.10
D2	2.70	2.80	2.90
E	3.90	4.00	4.10
E2	2.70	2.80	2.90
е	_	0.40	_
h	0.30	0.35	0.40
L	0.30	0.35	0.40
Nd	_	2.40	_
Ne	_	2.40	_



Figure 5-10. QFN28 recommended footprint





# 5.6. TSSOP20 package outline dimensions

Figure 5-11. TSSOP20 package outline





Table 5-6. TSSOP20 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.20
A1	0.05	_	0.15
A2	0.80	1.00	1.05
A3	0.39	0.44	0.49
b	0.20	_	0.28
b1	0.19	0.22	0.25
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	6.40	6.50	6.60
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
е	_	0.65	
L	0.45	0.60	0.75
L1	_	1.00	_
θ	0°		8°



Figure 5-12. TSSOP20 recommended footprint





#### 5.7. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "0". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 $\theta_{JA}$ : Thermal resistance, junction-to-ambient.

 $\theta_{JB}$ : Thermal resistance, junction-to-board.

 $\theta_{JC}$ : Thermal resistance, junction-to-case.

ΨJB: Thermal characterization parameter, junction-to-board.

ΨЈТ: Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{JC} = (T_J - T_C)/P_D \tag{5-3}$$

Where,  $T_J$  = Junction temperature.

 $T_A$  = Ambient temperature

 $T_B$  = Board temperature

T<sub>C</sub> = Case temperature which is monitoring on package surface

P<sub>D</sub> = Total power dissipation

 $\theta_{JA}$  represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower  $\theta_{JA}$  can be considerate as better overall thermal performance.  $\theta_{JA}$  is generally used to estimate junction temperature.

 $\theta_{JB}$  is used to measure the heat flow resistance between the chip surface and the PCB board.

 $\theta_{JC}$  represents the thermal resistance between the chip surface and the package top case.  $\theta_{JC}$  is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-7. Package thermal characteristics<sup>(1)</sup>

Symbol	Condition	Package	Value	Unit
	Natural convection, 2S2P PCB	LQFP64	63.57	
		LQFP48	64.40	
θ.ја		LQFP32	66.11	°C/W
<del>O</del> JA		QFN32	48.50	C/VV
		QFN28	66.07	
		TSSOP20	83.01	
θјв	Cold plate, 2S2P PCB	LQFP64	44.40	°C/W



# GD32F130xx Datasheet

Symbol	Condition	Package	Value	Unit
		LQFP48	42.32	
		LQFP32	42.66	
		QFN32	28.32	
		QFN28	32.52	
		TSSOP20	_	
		LQFP64	21.98	
		LQFP48	22.47	
0	Cold plate 2020 DOD	LQFP32	30.06	°C/W
θ <sub>JC</sub>	Cold plate, 2S2P PCB	QFN32	24.07	- C/VV
		QFN28	30.58	
		TSSOP20	22.92	
	Natural convection, 2S2P PCB	LQFP64	44.64	
		LQFP48	42.42	
		LQFP32	43.18	0000
ΨЈВ		QFN32	28.93	°C/W
		QFN28	32.55	
		TSSOP20	_	
		LQFP64	1.51	
		LQFP48	1.74	
	Natural convention 2020 DOD	LQFP32	4.56	0000
ΨЈТ	Natural convection, 2S2P PCB	QFN32	3.33	°C/W
		QFN28	3.27	
		TSSOP20	_	

<sup>(1)</sup> Thermal characteristics are based on simulation, and meet JEDEC specification.



# 6. Ordering information

Table 6-1. Part ordering code for GD32F130xx devices

Table 6-1. Part ord				Temperature
Ordering code	Flash (KB)	Package	Package type	operating range
GD32F130R8T6	64	LQFP64	Green	Industrial -40°C to +85°C
GD32F130C8T6	64	LQFP48	Green	Industrial -40°C to +85°C
GD32F130C6T6	32	LQFP48	Green	Industrial -40°C to +85°C
GD32F130C4T6	16	LQFP48	Green	Industrial -40°C to +85°C
GD32F130K8T6	64	LQFP32	Green	Industrial -40°C to +85°C
GD32F130K6T6	32	LQFP32	Green	Industrial -40°C to +85°C
GD32F130K4T6	16	LQFP32	Green	Industrial -40°C to +85°C
GD32F130K8U6	64	QFN32	Green	Industrial -40°C to +85°C
GD32F130K6U6	32	QFN32	Green	Industrial -40°C to +85°C
GD32F130K4U6	16	QFN32	Green	Industrial -40°C to +85°C
GD32F130G8U6TR	64	QFN28	Green	Industrial -40°C to +85°C
GD32F130G6U6TR	32	QFN28	Green	Industrial -40°C to +85°C
GD32F130G4U6TR	16	QFN28	Green	Industrial -40°C to +85°C
GD32F130F8P6TR	64	TSSOP20	Green	Industrial -40°C to +85°C
GD32F130F6P6TR	32	TSSOP20	Green	Industrial -40°C to +85°C
GD32F130F4P6TR	16	TSSOP20	Green	Industrial -40°C to +85°C



# 7. Revision history

Table 7-1. Revision history

Revision No.		Description	Date
1.0	1.	Initial Release.	Mar.8, 2014
1.1	1.	Characteristics values updated in <u>Table 4-3. Power</u>	O-t-20, 2014
		consumption characteristics.	Oct.20, 2014
2.0	1.	Characteristics of QFN32 package added in Table 2-3.	
		GD32F130R8 LQFP64 pin definitions and Table 5-2.	Jan 15, 2015
		QFN package dimensions.	
2.1	1.	Characteristics of TSSOP20 package added in <i>Table 2-1</i> .	Apr 24, 2016
		GD32F130xx devices features and peripheral list	
3.0	1.	Adapt To New Name Convention.	Jan.24, 2018
3.1	1.	Add LQFP32 Package.	Apr.24, 2018
3.2	1.	Modify 72MHz system frequency to 42MHz.	Jul.25, 2019
3.3	1.	Modify formats and descriptions.	Nov.21, 2019
3.4	1.	Update Table 2-1. GD32F130xx devices features and	
		peripheral list and Figure 2-4. GD32F130Kx LQFP32	Jun.16.2021
		pinouts.	
	2.	Update <u>Table 4-3. Power consumption characteristics</u> .	
3.5	1.	Update <i>Table 4-1. Absolute maximum ratings</i> <sup>(1)(4)</sup> .	
	2.	Modify USART maximum communication speed from 9M	
		to 6M.	Jul. 12. 2022
	3.	Update electrical parameters in chapter <b>Electrical</b>	
		<u>characteristics</u> .	
3.6	1.	Add notes for <u>Table 4-2. DC operating conditions</u> and	
		<u>Table 4-7. Power consumption</u>	
		<u>characteristics<sup>(2)(3)(4)(5)(6)</sup></u> , and update <u>Table 4-7. Power</u>	Sep. 27, 2022
		consumption characteristics(2)(3)(4)(5)(6)	
	2.	Update Figure 4-5. I2C bus timing diagram.	
3.7	1.	Add the TR suffix after the Ordering information	Mar. 13, 2023
		TSSOP20, QFN28	,
3.8	1.	Add notes :more details refer to AN108 GD32F3x0	
	2.	Hardware Development Guide.	Jun15. 2023
		Add the pin definitions format requires that a new line be	
	<u> </u>	added to the pin definitions	
3.9	1.	Add specific ability description to backup domain IO driver	
		current	Dec.31, 2023
	2.	Convert all encapsulated POD plots to vector plots	



#### **Important Notice**

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2023 GigaDevice - All rights reserved