
Graphic Dot Matrix Chip In Glass VFD

MN28016A

- 280 x 16 Graphic Dot Matrix
- □ Chip in Glass Driver IC
- High Brightness Blue Green Display
- □ Synchronous Serial Interface
- Low Pinout Count
- Wide Operating Temperature

This VF glass includes a 192 bit serial shift register, latched driver which connects to the anode and grid electrodes. An external host is required to provide a multiplexing data stream to refresh the display. The signal inputs can be connected to the ports of a CMOS microprocessor. The a.c. filament supply (F1, F2) can be derived from a source of 10KHz to 200KHz. Consult our application notes for further information.



ELECTRICAL SPECIFICATION

ELECTRICAL OF ECH TOATION						
Parameter	Sym	Min	Тур	Max	Unit	Condition
Logic Voltage	V DD1	4.5	5.0	5.5	V	Vss=0V
Logic Current	I DD1	-	2.0	4.0	mA	VDD1=5V
Filament Voltage	Εf	5.7	6.3	6.9	Vac	V _{DD2} =0V
Filament Current	l f	135.0	150.0	165.0	mAac	V _{DD2} =0V
Display Voltage	V DD2	46.0	55.0	58.0	V	Vss=0V
Display Current	I DD2	-	15.0	30.0	mA	VDD2=55V
Filament Bias	Ек	-	5.0	-	V	Vss=0V
Logic High Input	VIH	x0.8	-	V DD1	V	Vss=0V
Logic Low Input	VIL	0	-	+0.7	V	Vss=0V
Logic High Input	Iн	-	-	5.0	μΑ	VDD1=5V
Logic Low Input	lıL	-400	-250	-35	uА	VDD1=5V

ENVIRONMENTAL and OPTICAL SPECIFICATION

Parameter	Value		
Display Area (XxY mm)	137.05 x 11.0		
Dot Size/Pitch (XxY mm)	0.34 x 0.5 / 0.49 x 0.7		
Luminance	500 cd/m ² Typ.		
Colour of Illumination	Blue-Green (Filter for colours)		
Operating Temperature	-40°C to +85°C		
Storage Temperature	-50°C to +85°C		
Operating Humidity (non condensing)	5 to 95% @ 25°C		

- 1. The power on rise time should be less than 50ms.
- The 22R resistor at the VDD2 input is required to prevent current surge during switching.
- 3. If scanning of the display stops with VDD2 applied, the BLK input must be set high to prevent damage to the display.


SHIFT REGISTER ASSIGNMENT

Electrode	Bit Numbers
Grid G95-G1	2-96
Row 16 'dcebfa'	97-102
Row 15 'dcebfa'	103-108
Row 14 'dcebfa'	109-114
:	:
Row 3 'dcebfa'	175-180
Row 2 'dcebfa'	181-186
Row 1 'dcebfa'	187-192
Row 15 'dcebfa' Row 14 'dcebfa' : Row 3 'dcebfa' Row 2 'dcebfa'	103-108 109-114 : 175-180 181-186


INTERFACE TIMING

Parameter	Time		
CLK Cycle	200ns min		
CLK High	80ns min		
CLK Low	80ns min		
SIN Setup	40ns min		
SIN Hold	30ns min		
LAT High	300ns min		
CLK then LAT	250ns min		
BLK Hold	10μs min		


INTERFACE EXAMPLE



MULTIPLEX TIMING



POWER SEQUENCE



CONTACT

Noritake Sales Office Tel Nos Nagoya Japan: +81 (0)52-561-9867 Canada: +1-416-291-2946 Chicago USA: +1-847-439-9020 Munchen (D): +49 (0)89-3214-290 Itron UK: +44 (0)1493 601144 Rest Europe: +49 (0)61-0520-9220 www.noritake-itron.com

Subject to change without notice. Doc Ref:04823 lss:1 7July05