ACA Submission 1:

Scalar Processor Simulator

Tymoteusz Suszczynski

Processor Architecture


The design follows a Harvard architecture and consists of 3 units for fetching, decoding and executing. The processor is scalar, so evaluating each of the units takes one cycle, meaning 3 cycles are spent per instruction.

The fetching unit takes the instruction in INSTR[pc] and stores it in REG[30] (cir).

The decoding unit takes the instruction in REG[30], decodes the instruction and passes the result to the execution unit.

The execution unit carries out the instruction. It is able to manipulate the register file as well as memory.

This cycle continues until the halt instruction is reached and execution stops.



Instruction Set Architecture

The following table describes the supported instructions and their function.

Instructions have been chosen in order to make interesting programs comfortable enough to write, while also keeping the process of assembling simple and being realistic with regards to the architecture.

For example, most instructions use register addressing modes, with the exception of a few which may use offset or immediate addressing. This is due to instructions requiring additional versions of themselves internally to support various addressing modes.

Therefore, I have added instructions which support this only where I believe it is useful for implementing structures such as loops, counters and accessing higher addresses in memory.

Add the control Multiply the control Subtract the Perform integrated Perform left so Perform right Perform bitwice Perform bitwice	Itents of r1 and r2, and store the result in dest. Itents of r1 and an immediate #1, and store the result in dest. Itents of r1 and r2, and store the result in dest. Itents of r1 and r2, and store the result in dest. Itents of r1 and r2, and store the result in dest. Itents of r1 and r2, and store the result in dest. Itents of r1 and r2, and store the result in dest. Itents of r1 and r2, and store the result in dest. Itents of r1 and r2, and store the result in dest. Itents of r1 and r2. Store the result in dest.
2 Multiply the constraints of th	contents of r1 and r2, and store the result in dest. e contents of r1 and r2, and store the result in dest. eger division of r1 by r2, and store the result in dest. shift of r1 by r2, and store the result in dest. It shift of r1 by r2, and store the result in dest. wise and of r1 and r2. Store the result in dest.
2 Subtract the 2 Perform integ 2 Perform left s 2 Perform right 2 Perform bitwi 2 Perform bitwi	e contents of r1 and r2, and store the result in dest. eger division of r1 by r2, and store the result in dest. shift of r1 by r2, and store the result in dest. It shift of r1 by r2, and store the result in dest. wise and of r1 and r2. Store the result in dest.
Perform integ Perform left s Perform right Perform bitwi	eger division of r1 by r2, and store the result in dest. shift of r1 by r2, and store the result in dest. It shift of r1 by r2, and store the result in dest. wise and of r1 and r2. Store the result in dest.
2 Perform left s 2 Perform right 2 Perform bitwi 2 Perform bitwi	shift of r1 by r2, and store the result in dest. It shift of r1 by r2, and store the result in dest. Vise and of r1 and r2. Store the result in dest.
Perform right Perform bitwi	nt shift of r1 by r2, and store the result in dest. vise and of r1 and r2. Store the result in dest.
2 Perform bitwi 2 Perform bitwi	vise and of r1 and r2. Store the result in dest.
2 Perform bitwi	
	vise or of r1 and r2. Store the result in dest.
2 Perform bitw	vise xor of r1 and r2 . Store the result in dest .
1 src2 Load from m	nemory address src1 + src2 , and store in dest .
#offset Load from me	nemory address stored in register src offset by immediate #offset . Store in dest .
Store the #1	1 immediate in dest register.
1 dest2 Store the cor	ontents of src in the memory address dest1 + dest2.
1 #offset Like stm but	#dest2 is an immediate.
rc1 Like stm but	t all operands are immediates.
o1 cmp2 Branch to de	dest if cmp1 < cmp2.
D1 Branch to de	dest if cmp1 != 0.
Branch to de	est.
o1 cmp2 Increments p	program counter by #inc if cmp1 < cmp2.
o1 Increments p	program counter by #inc if cmp1 != 0.
Increments p	program counter by #inc .
Compares a > a2).	a1 to a2 and stores the result in dest . 0 => (a1 == a2)1 => (a1 < a2) . 1 => (a1
Halt execution	on of the processor.
ı	I dest2 Store the co #offset Like stm but Like stm but D1 cmp2 Branch to d Branch to d Branch to d Increments p Increments p Compares a > a2)

Language Choice

I have made C++ my language of choice in writing this simulator. The main reasons for this choice are:

- Excellent control with regards to managing memory.
 This is useful when simulating registers, main memory, and instruction memory.
- Object-oriented functionality will allow my simulator to be well structured and easily extensible in the future.
- (mainly) I am comfortable programming in the language.



Running programs & usage

- The assembler and proc programs may be compiled using the Makefile:
 - make proc
 - make assembler
- The submission contiains the assembly and binary code for 3 benchmarking programs:
 - gcm.as
 - vector.as
 - bubble.as
- Valid assembly files may be assembled to binary files with the assembler program included. For example, to assemble gcm.as:
 - ./assembler gcm.as gcm.o
- These programs may then be executed using the simulator. For example, to execute the gcm.o program:
 - ./proc gcm.o

Benchmarking: Vector addition

This vector addition benchmark initialises two vectors in memory and adds them. The resulting vector is stored in memory, starting at location 10.

The image shows the output of the simulator upon running the program. The vector from m10 to m14 is a sum of the vectors from m0 to m4 and m5 to m9.

This benchmark completed in 139 cycles.

```
≡ vector.as

     sto #1 #0 #0
     sto #2 #0 #1
     sto #3 #0 #2
     sto #4 #0 #3
     sto #5 #0 #4
     sto #1 #0 #5
     sto #2 #0 #6
     sto #3 #0 #7
     sto #4 #0 #8
                                              dziurawy-beret@po
     sto #5 #0 #9
                                              m0: 1
11
     ldc r0 #0
                     //counter
     ldc r1 #0
                     //&a[0]
13
                                              m3: 4
     ldc r2 #5
                     //&b[0]
                                              m4: 5
     ldc r3 #10
                     //&c[0]
                                              m6: 2
                     //lr<-pc+1
     addc lr pc #1
     ldm r4 r1 r0
                     //r4 <- a[i]
                                              m8:
                     //r5 <- b[i]
     ldm r5 r2 r0
                                              m9: 5
                                              m10: 2
     add r6 r4 r5
                     // r6 <- r4 + r5
                                              m11: 4
                     // c[i] = r6
     stm r6 r3 r0
                                              m12: 6
     addc r0 r0 #1
                     // i++
                                              m13: 8
                        // \&b[0] < i
    blt lr r0 r2
                                              m14: 10
     halt
24
                                              Cvcles: 139
```

Benchmarking: Bubble sort

- •This bubble sort benchmark initialises an array {9, 5, 3, 8, 9, 32, 22, 43, 3, 60} and then sorts it using the bubble sort algorithm.
- •The image shows the output of the simulator upon running the program. Only non-zero memory locations are shown. As we can see, the list is sorted.
- •This benchmark completed in 1503 cycles.

```
sto #9 #0 #0
      sto #5 #0 #1
      sto #3 #0 #2
     sto #8 #0 #3
     sto #9 #0 #4
     sto #32 #0 #5
     sto #22 #0 #6
     sto #43 #0 #7
     sto #3 #0 #8
     sto #60 #0 #9
      ldc r0 #0 //i
      ldc r4 #9 //size - 1
     addc r10 pc #1 //outer loop start
      ldc r1 #0 //j
                                             dziurawy-beret@po
     addc rll pc #1 //inner loop start
                                             m0: 3
      ldmc r2 r1 #0 //a
                                             m1: 3
      ldmc r3 r1 #1 //b
                                             m2: 5
     jlt #3 r2 r3 //a < b?
                                             m3: 8
     stmc r2 r1 #1 //swap
                                             m4: 9
     stmc r3 r1 #0
                                             m5: 9
     addc r1 r1 #1 //j++
                                             m7: 32
     blt r11 r1 r4 //branch inner loop
                                             m8: 43
     addc r0 r0 #1 //i++
     blt r10 r0 r4 //branch outer loop
                                             m9: 60
     halt
                                             Cycles: 1503
```

Benchmarking: Euclidean algorithm

- •This benchmark calculated the greatest common divisor between two numbers.
- •The output on the right shows m0 and m1 containing the two numbers upon which the algorithm is carried out, as well as m2 containing the result.
- •This benchmark completed in 90 cycles.

```
src > ≡ gcd.as
      sto #52 #0 #0
      sto #18 #0 #1
      ldc r5 #0 //memory start
      ldmc r0 r5 #0
      ldmc r1 r5 #1
      addc lr pc #1 //start euclid
      jnz #3 r1 // r1 == 0?
      stmc r0 r5 #2 // store answer
      halt
      div r3 r0 r1
                     // else
     mul r3 r3 r1
      sub r3 r0 r3 // r3 = remainder
      addc r0 r1 #0 // swap parameters
      addc r1 r3 #0
      b lr
                     // loop
 20
```

```
dziurawy-beret@pop-os:~/ACA2021/bin$ ./proc gcd.o
m0: 52
m1: 18
m2: 2
Cycles: 90
```