

ACA Submission 1:

Scalar Processor Simulator

Tymoteusz Suszczynski

Processor Architecture


The design follows a Harvard architecture and consists of 3 units for fetching, decoding and executing. The processor is scalar, so evaluating each of the units takes one cycle, meaning 3 cycles are spent per instruction.

The fetching unit takes the instruction in INSTR[pc] and stores it in REG[30] (cir).

The decoding unit takes the instruction in REG[30], decodes the instruction and passes the result to the execution unit.

The execution unit carries out the instruction. It is able to manipulate the register file as well as memory.

This cycle continues until the halt instruction is reached and execution stops.



Instruction Set Architecture

The following table describes the supported instructions and their function.

Instructions have been chosen in order to make interesting programs comfortable enough to write, while also keeping the process of assembling simple and being realistic with regards to the architecture.

For example, most instructions use register addressing modes, with the exception of a few which may use offset or immediate addressing. This is due to instructions requiring additional versions of themselves internally to support various addressing modes.

Therefore, I have added instructions which support this only where I believe it is useful for implementing structures such as loops, counters and accessing higher addresses in memory.

Opcode	Operands	Description
add	dest r1 r2	Add the contents of <code>r1</code> and <code>r2</code> , and store the result in <code>dest</code> .
addc	dest r1 #1	Add the contents of <code>r1</code> and an immediate <code>#1</code> , and store the result in <code>dest</code> .
mul	dest r1 r2	Multiply the contents of <code>r1</code> and <code>r2</code> , and store the result in <code>dest</code> .
sub	dest r1 r2	Subtract the contents of <code>r1</code> and <code>r2</code> , and store the result in <code>dest</code> .
div	dest r1 r2	Perform integer division of <code>r1</code> by <code>r2</code> , and store the result in <code>dest</code> .
lsh	dest r1 r2	Perform left shift of <code>r1</code> by <code>r2</code> , and store the result in <code>dest</code> .
rsh	dest r1 r2	Perform right shift of <code>r1</code> by <code>r2</code> , and store the result in <code>dest</code> .
and	dest r1 r2	Perform bitwise and of <code>r1</code> and <code>r2</code> . Store the result in <code>dest</code> .
or	dest r1 r2	Perform bitwise or of <code>r1</code> and <code>r2</code> . Store the result in <code>dest</code> .
xor	dest r1 r2	Perform bitwise xor of <code>r1</code> and <code>r2</code> . Store the result in <code>dest</code> .
ldm	dest src1 src2	Load from memory address <code>src1 + src2</code> , and store in <code>dest</code> .
ldmc	dest src #offset	Load from memory address stored in register <code>src</code> offset by immediate <code>#offset</code> . Store in <code>dest</code> .
ldc	dest #1	Store the <code>#1</code> immediate in <code>dest</code> register.
stm	src dest1 dest2	Store the contents of <code>src</code> in the memory address <code>dest1 + dest2</code> .
stmc	src dest1 #offset	Like <code>stm</code> but <code>#dest2</code> is an immediate.
sto	#dest #src1 #offset	Like <code>stm</code> but all operands are immediates.
blt	dest cmp1 cmp2	Branch to <code>dest</code> if <code>cmp1 < cmp2</code> .
bnz	dest cmp1	Branch to <code>dest</code> if <code>cmp1 != 0</code> .
br	dest	Branch to <code>dest</code> .
jlt	#inc cmp1 cmp2	Increments program counter by <code>#inc</code> if <code>cmp1 < cmp2</code> .
jnz	#inc cmp1	Increments program counter by <code>#inc</code> if <code>cmp1 != 0</code> .
j	#inc	Increments program counter by <code>#inc</code> .
cmp	dest a1 a2	Compares <code>a1</code> to <code>a2</code> and stores the result in <code>dest</code> . <code>0 => (a1 == a2)</code> . <code>-1 => (a1 < a2)</code> . <code>1 => (a1 > a2)</code> .
halt		Halt execution of the processor.

Language Choice

I have made C++ my language of choice in writing this simulator. The main reasons for this choice are:

- Excellent control with regards to managing memory. This is useful when simulating registers, main memory, and instruction memory.
- Object-oriented functionality will allow my simulator to be well structured and easily extensible in the future.
- (mainly) I am comfortable programming in the language.



Running programs & usage

- The assembler and proc programs may be compiled using the Makefile:
 - `make proc`
 - `make assembler`
- The submission contains the assembly and binary code for 3 benchmarking programs:
 - `gcm.as`
 - `vector.as`
 - `bubble.as`
- Valid assembly files may be assembled to binary files with the `assembler` program included. For example, to assemble `gcm.as`:
 - `./assembler gcm.as gcm.o`
- These programs may then be executed using the simulator. For example, to execute the `gcm.o` program:
 - `./proc gcm.o`

Benchmarking: Vector addition

This vector addition benchmark initialises two vectors in memory and adds them. The resulting vector is stored in memory, starting at location 10.

The image shows the output of the simulator upon running the program. The vector from m10 to m14 is a sum of the vectors from m0 to m4 and m5 to m9.

This benchmark completed in 139 cycles.

```
src > ≡ vector.as
1   sto #1 #0 #0
2   sto #2 #0 #1
3   sto #3 #0 #2
4   sto #4 #0 #3
5   sto #5 #0 #4
6   sto #1 #0 #5
7   sto #2 #0 #6
8   sto #3 #0 #7
9   sto #4 #0 #8
10  sto #5 #0 #9
11
12  ldc r0 #0           //counter
13  ldc r1 #0           //&a[0]
14  ldc r2 #5           //&b[0]
15  ldc r3 #10          //&c[0]
16
17  addc lr pc #1       //lr<-pc+1
18  ldm r4 r1 r0        //r4 <- a[i]
19  ldm r5 r2 r0        //r5 <- b[i]
20  add r6 r4 r5         // r6 <- r4 + r5
21  stm r6 r3 r0        // c[i] = r6
22  addc r0 r0 #1       // i++
23  blt lr r0 r2        // &b[0] < i
24  halt
```

```
dziurawy-beret@poc
m0: 1
m1: 2
m2: 3
m3: 4
m4: 5
m5: 1
m6: 2
m7: 3
m8: 4
m9: 5
m10: 2
m11: 4
m12: 6
m13: 8
m14: 10
Cycles: 139
```

Benchmarking: Bubble sort

- This bubble sort benchmark initialises an array {9, 5, 3, 8, 9, 32, 22, 43, 3, 60} and then sorts it using the bubble sort algorithm.
- The image shows the output of the simulator upon running the program. Only non-zero memory locations are shown. As we can see, the list is sorted.
- This benchmark completed in 1503 cycles.

```
src > bubble.as
1  sto #9 #0 #0
2  sto #5 #0 #1
3  sto #3 #0 #2
4  sto #8 #0 #3
5  sto #9 #0 #4
6  sto #32 #0 #5
7  sto #22 #0 #6
8  sto #43 #0 #7
9  sto #3 #0 #8
10 sto #60 #0 #9
11
12 ldc r0 #0 //i
13 ldc r4 #9 //size - 1
14
15 addc r10 pc #1 //outer loop start
16 ldc r1 #0 //j
17
18 addc r11 pc #1 //inner loop start
19 ldmc r2 r1 #0 //a
20 ldmc r3 r1 #1 //b
21
22 jlt #3 r2 r3 //a < b?
23 stmc r2 r1 #1 //swap
24 stmc r3 r1 #0
25
26
27 addc r1 r1 #1 //j++
28 blt r11 r1 r4 //branch inner loop
29 addc r0 r0 #1 //i++
30 blt r10 r0 r4 //branch outer loop
31 halt
```

dziurawy-beret@po

m0: 3
m1: 3
m2: 5
m3: 8
m4: 9
m5: 9
m6: 22
m7: 32
m8: 43
m9: 60

Cycles: 1503

Benchmarking: Euclidean algorithm

- This benchmark calculated the greatest common divisor between two numbers.
- The output on the right shows m0 and m1 containing the two numbers upon which the algorithm is carried out, as well as m2 containing the result.
- This benchmark completed in 90 cycles.

```
src > ≡ gcd.as
1  sto #52 #0 #0
2  sto #18 #0 #1
3
4  ldc r5 #0 //memory start
5
6  ldmc r0 r5 #0
7  ldmc r1 r5 #1
8
9
10 addc lr pc #1 //start euclid
11 jnz #3 r1 // r1 == 0?
12 stmc r0 r5 #2 // store answer
13 halt
14 div r3 r0 r1 // else
15 mul r3 r3 r1
16 sub r3 r0 r3 // r3 = remainder
17 addc r0 r1 #0 // swap parameters
18 addc r1 r3 #0
19 b lr // loop
20
```

```
dziurawy-beret@pop-os:~/ACA2021/bin$ ./proc gcd.o
m0: 52
m1: 18
m2: 2
Cycles: 90
```