

Low-Level Program Verification using Matching Logic Reachability

Dwight Guth, Andrei Ștefănescu, and Grigore Roșu  
University of Illinois at Urbana-Champaign

MODULE WCET-SYNTAX

SYNTAX  $BInst ::= BOpCode\ Register, Exp, Exp\ [klabel('binst), strict(3, 4)]$

SYNTAX  $BOpCode ::=$   
 $\begin{cases} \text{add} \\ \text{sub} \\ \text{mul} \\ \text{div} \\ \text{or} \\ \text{and} \end{cases}$

SYNTAX  $Exp ::= Register$   
 $\quad \mid Int$

SYNTAX  $Register ::= r\ Int$

These productions define the basic pieces of B-Type instructions in the language. The language is a 3-register language, so each instruction has two sources and one target.  
The language has two indexing modes: an integer may signify the contents of a numbered register, or it may be an immediate value. We use strictness to evaluate the arguments of an instruction to their final value.

SYNTAX  $UInst ::= UOpCode\ Register, Exp\ [klabel('uinst), strict(3)]$

SYNTAX  $UOpCode ::= \text{not}$

Here we define the first U-Type instruction: not. Instead of taking two sources and one target, it takes one source and one target.

SYNTAX  $MInst ::= MOpCode\ Exp, Exp\ [klabel('minst), strict(2, 3)]$

SYNTAX  $UOpCode ::= \text{load}$

SYNTAX  $MOpCode ::= \text{store}$

In addition to basic arithmetic and bitwise-logical operations, our language supports load and store operations to index memory dynamically. Load evaluates a memory location into a register; store evaluates a memory location and a value and puts the value into memory.

SYNTAX  $JInst ::= JOpCode\ Id\ [klabel('jinst)]$

SYNTAX  $JOpCode ::= \text{jmp}$

The jmp instruction takes a labelled code block and unconditionally jumps to that location.

SYNTAX  $BrInst ::= BrOpCode\ Id, Exp, Exp\ [klabel('brinst), strict(3, 4)]$

SYNTAX  $BrOpCode ::=$   
 $\begin{cases} \text{beq} \\ \text{bne} \\ \text{blt} \\ \text{ble} \end{cases}$

The language also supports conditional jump instructions. Each of these instructions evaluates two integers and either jumps or does not jump based on the result of an arithmetic comparison.

SYNTAX  $NInst ::= NOpCode$

SYNTAX  $NOpCode ::= \text{halt}$

The halt instruction terminates code execution immediately, no matter what instructions follow it.

SYNTAX  $SInst ::= SOpCode\ Exp\ [klabel('sinst), strict(2)]$

SYNTAX  $SOpCode ::= \text{sleep}$

The sleep instruction takes an argument specifying a length of time in cycles, and sleeps the processor until the time has elapsed.

SYNTAX  $RInst ::= ROpCode\ Register, Id\ [klabel('rinst)]$

SYNTAX  $ROpCode ::= \text{read}$

SYNTAX  $WInst ::= WOpCode\ Id, Exp\ [klabel('winst), strict(3)]$

SYNTAX  $WOpCode ::= \text{write}$

SYNTAX  $RWInst ::= RWOpCode\ Register, Id, Exp\ [klabel('rwinst), strict(4)]$

SYNTAX  $RWOpCode ::= \text{rw}$

These three instructions perform I/O operations on an asynchronous I/O buffer. This named buffer can be written to at any time by the environment the program is running in (simulated as a configuration parameter). The read instruction reads the value of the buffer; the write instruction writes the value of the buffer, and the rw instruction atomically first reads, then writes to the buffer. The purpose of the rw instruction is to prevent a race that can occur if the program reads a value, then resets the value of the buffer, but another value is written in between.

SYNTAX  $BrOpCode ::= \text{int}$

SYNTAX  $NOpCode ::= \text{rfi}$

Finally, we support periodic timer interrupts. The int instruction schedules an interrupt, which fires periodically until the program is terminated. The rfi instruction returns from an interrupt.

SYNTAX  $UOpCode ::= \text{li}$

SYNTAX  $BrOpCode ::=$   
 $\begin{cases} \text{bgt} \\ \text{bge} \end{cases}$

RULE  $\text{li } R: Register, E: Exp$   
 $\text{or } R, E, \# 0$

RULE  $\text{bgt } X: Id, E: Exp, E2: Exp$   
 $\text{blt } \bar{X}, E2, E$

RULE  $\text{bge } X: Id, E: Exp, E2: Exp$   
 $\text{ble } \bar{X}, E2, E$

We also define a couple convenience instructions as macros. The li instruction loads either an immediate or the contents of a register into another register. The bgt and bge instructions complete our set of conditional jump instructions.

SYNTAX  $Id ::= \text{main}$

"main" is a special program label denoting the entry point of the program.

SYNTAX  $Insts ::= Inst$   
 $\quad \mid Inst\ Insts$

SYNTAX  $Block ::= Id : Insts$

SYNTAX  $Blocks ::= Block$   
 $\quad \mid Block\ Blocks$

A program consists of a list of labelled code blocks each containing a sequence of instructions.


SYNTAX  $Inst ::= BInst$   
 $\quad \mid UInst$   
 $\quad \mid MInst$   
 $\quad \mid JInst$   
 $\quad \mid BrInst$   
 $\quad \mid NInst$   
 $\quad \mid SInst$   
 $\quad \mid RInst$   
 $\quad \mid WInst$   
 $\quad \mid RWInst$

SYNTAX  $OpCode ::= BOpCode$   
 $\quad \mid UOpCode$   
 $\quad \mid MOpCode$   
 $\quad \mid JOpCode$   
 $\quad \mid BrOpCode$   
 $\quad \mid NOpCode$   
 $\quad \mid SOpCode$   
 $\quad \mid ROpCode$   
 $\quad \mid WOpCode$   
 $\quad \mid RWOpCode$

END MODULE

MODULE WCET

CONFIGURATION:



This configuration declaration specifies the initial configuration of the program by means of several variables that are initialized by the tool after being specified by the user on the command line. This initial configuration performs preprocessing on the program to load it into the pgm cell and then jumps to the entry point, labelled main.

SYNTAX  $KResult ::= Int$

SYNTAX  $Exp ::= Int$

The values of the language are integers once an immediate or register index is evaluated.

SYNTAX  $K ::= \text{load } (K)$   
 $\quad \mid \text{jumpTo } (Id)$

Here we define additional auxiliary operators. load takes a program and puts it in the pgm cell for use by jump instructions later on. jumpTo takes an identifier and jumps immediately to it. We define this instruction because we want to use it in places where using the jmp instruction directly in our semantics is unsuitable because the jmp instruction increments the wct cell.

RULE  $\text{load } (B: Block\ Bs: Blocks)$   
 $\text{load } (B) \curvearrowright \text{load } (Bs)$

Here we define sequential composition. A block of instructions is executed one at a time.

RULE  $\text{load } (X: Id : Is: Insts)$   
 $\text{pgm} \curvearrowright X \mapsto (Is)$

Note here that the pgm cell is only loaded with the contents of the current block. We will see the significance of this momentarily.

RULE  $\text{jumpTo } (X) \curvearrowright \text{pgm}$   
 $X: Id \mapsto K: K$

Here we take the contents of the pgm cell and replace the entire k cell with it. Because the pgm cell does not include all subsequent blocks, a program does not fall through from one block to the next. In order to continue executing, the block must end with a jump instruction to specify the next block.

RULE  $\text{r } I: Int, I2: Int$   
 $\text{req} \curvearrowright I \mapsto I2$

Register lookup looks up the numbered register in the req cell.

RULE  $\# I: Int$   
 $I$

And an immediate evaluates to its own declared value.

RULE  $\text{add } r\ I: Int, I2: Int, I3: Int$   
 $\text{time } (\text{add})$   
 $\text{req } R: Map$   
 $R[I2 +_{\text{int}} I3\ I\ I]$

RULE  $\text{sub } r\ I: Int, I2: Int, I3: Int$   
 $\text{time } (\text{sub})$   
 $\text{req } R: Map$   
 $R[I2 -_{\text{int}} I3\ I\ I]$

RULE  $\text{mul } r\ I: Int, I2: Int, I3: Int$   
 $\text{time } (\text{mul})$   
 $\text{req } R: Map$   
 $R[I2 *_{\text{int}} I3\ I\ I]$

RULE  $\text{div } r\ I: Int, I2: Int, I3: Int$   
 $\text{time } (\text{div})$   
 $\text{req } R: Map$   
 $R[I2 \div_{\text{int}} I3\ I\ I]$

RULE  $\text{or } r\ I: Int, I2: Int, I3: Int$   
 $\text{time } (\text{or})$   
 $\text{req } R: Map$   
 $R[I2 \vee_{\text{int}} I3\ I\ I]$

RULE  $\text{and } r\ I: Int, I2: Int, I3: Int$   
 $\text{time } (\text{and})$   
 $\text{req } R: Map$   
 $R[I2 \wedge_{\text{int}} I3\ I\ I]$

RULE  $\text{not } r\ I: Int, I2: Int$   
 $\text{time } (\text{not})$   
 $\text{req } R: Map$   
 $R[\sim_{\text{int}} I2\ I\ I]$

The first instructions of the language are defined above. Once the arguments are evaluated, the arithmetic operation is performed and the result is stored in the target register. Then the time of the instruction is made to elapse. The auxiliary operation time elapses, this process will repeat again and another interrupt will fire. Only once all interrupts have been fired will normal code resume. Thus, like a real assembly language, we can starve low-priority code by firing too many high-priority interrupts.

RULE  $\text{load } r\ I: Int, I2: Int$   
 $\text{time } (\text{load})$   
 $\text{mem } I2 \mapsto I3: Int$   
 $\text{req } R: Map$   
 $R[I2\ I\ I]$

The mem cell contains memory. An integer location in memory is evaluated, indexed in memory, and the value found there is put in a register.

RULE  $\text{store } I: Int, I2: Int$   
 $\text{time } (\text{store})$   
 $\text{mem } M: Map$   
 $M[I2\ I\ I]$

store evaluates two arguments. The first expresses the location in memory to write to, and the second expresses the value to write there. Once evaluated, we update the mem cell with the value in memory.

RULE  $\text{jmp } X: Id$   
 $\text{time } (\text{jmp}) \curvearrowright \text{jumpTo } (X)$

The main semantics of jmp are the jumpTo operation. The instruction takes time, however.

RULE  $\text{beq } X: Id, I: Int, I2: Int$   
 $\text{time } (\text{beq}) \curvearrowright \text{branch } (I ==_{\text{int}} I2, X)$

RULE  $\text{bne } X: Id, I: Int, I2: Int$   
 $\text{time } (\text{bne}) \curvearrowright \text{branch } (I \neq_{\text{int}} I2, X)$

RULE  $\text{blt } X: Id, I: Int, I2: Int$   
 $\text{time } (\text{blt}) \curvearrowright \text{branch } (I <_{\text{int}} I2, X)$

RULE  $\text{ble } X: Id, I: Int, I2: Int$   
 $\text{time } (\text{ble}) \curvearrowright \text{branch } (I \leq_{\text{int}} I2, X)$

SYNTAX  $K ::= \text{branch } (Bool, Id)$

RULE  $\text{branch } (\text{true}, X: Id)$   
 $\text{jumpTo } (X)$

RULE  $\text{branch } (\text{false}, -)$   
 $\rightarrow$

Conditional jump evaluates a boolean condition. If the condition is true, we jump to the target. If it is false, we fall through to the next instruction.

RULE  $\text{halt} \curvearrowright \text{time } (\text{halt})$

halt removes the entire k cell, effectively ending execution (once it is finished executing).

RULE  $\text{sleep } I: Int$   
 $\text{waitFor } (I)$

The auxiliary operation waitFor elapses a specified length of time.

RULE  $\text{read } r\ I: Int, X: Id$   
 $\text{time } (\text{read})$   
 $\text{status } X \mapsto I2: Int$   
 $\text{req } Reg: Map$   
 $Reg[I2\ I\ I]$

An I/O read looks up the current value of the data in the status cell, then writes it to a register.

RULE  $\text{write } X: Id, I: Int$   
 $\text{time } (\text{write})$   
 $\text{status } Status: Map$   
 $Status[I\ X]$

write evaluates a value, then writes it to the status cell.

RULE  $\text{rw } r\ I: Int, X: Id, I3: Int$   
 $\text{time } (\text{rw})$   
 $X \mapsto I2: Int$   
 $I3$   
 $\text{req } Reg: Map$   
 $Reg[I2\ I\ I]$

rw simply combines these two instructions together.

SYNTAX  $K ::= (Id, Int, Int)$

RULE  $\text{int } X: Id, I: Int, I2: Int$   
 $\text{time } (\text{int})$   
 $\text{timers } (X, I +_{\text{int}} Time, I2)$   
 $\text{wct } Time: Int$

int schedules an interrupt I cycles after executing, to execute periodically every I2 cycles thereafter. The timers cell stores the currently activated interrupts in a list of tuples.

SYNTAX  $K ::= (K, Int)$

RULE  $\text{rfi} \curvearrowright (K: K, Priority: Int)$   
 $\text{time } (\text{rfi}) \curvearrowright K$   
 $\text{stack } (K: K, Priority: Int)$   
 $\text{priority } Priority$

To return from an interrupt, we restore the previously executing code from the stack cell, which also contains the previously-executing program to restore to the priority cell. Interrupts are assigned numeric priority in the order they are scheduled by the program, and can interrupt only code running at a lower priority. Recall the program begins executing at priority 0.

SYNTAX  $K ::= \text{time } (OpCode)$

RULE  $\text{time } (O: OpCode)$   
 $\text{waitFor } (Timing: Map)$

For modularity, we allow the time each instruction executes for to be specified dynamically in the timing cell.

SYNTAX  $K ::= \text{waitFor } (Int)$

RULE  $\text{waitFor } (I: Int)$   
 $\text{updateStatus } (I2) \curvearrowright \text{updateTimers } (I) \curvearrowright \text{interrupt } (I, \text{lengthList } I)$

RULE  $\text{wct } I: Int$   
 $I2 +_{\text{int}} I$   
 $\text{timers } L: List$   
 $\text{priority } Priority$

The wct cell stores the length of time the program has already been running in, in total. When time passes, two types of asynchronous events can occur. The first is a write on an I/O line, provided in advance in the Input cell. The second is the firing of a timer interrupt.

SYNTAX  $K ::= \text{updateStatus } (Int)$

SYNTAX  $K ::= (Int, Map)$

RULE  $\text{updateStatus } (Start: Int)$   
 $\text{input } (I2: Int, M: Map)$   
 $\text{wct } I: Int$   
 $\text{status } Status: Map$   
 $Status[M]$   
 $\text{requires } I \geq_{\text{int}} I2 \wedge_{\text{bool}} I2 \leq_{\text{int}} Start$

RULE  $\text{updateStatus } (Start: Int)$   
 $\text{input } (I2: Int, -)$   
 $\text{wct } I: Int$   
 $\text{requires } \neg_{\text{bool}} (I \geq_{\text{int}} I2 \wedge_{\text{bool}} I \geq_{\text{int}} Start)$

RULE  $\text{updateStatus } (-)$   
 $\text{input } (I2: Int, -)$   
 $\text{wct } I: Int$

Essentially, updateStatus processes every input event between time Start and time I. Each event contains a map of associated I/O writes, which is merged with the status cell. Events occurring before or after the time window of the instruction are ignored.

SYNTAX  $K ::= \text{updateTimers } (List)$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{timers } (X, Expires, Interval)$   
 $\text{requires } I <_{\text{int}} Expires \vee_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\text{updateTimers } ((X: Id, Expires: Int, Interval: Int) \rightarrow)$   
 $\text{wct } I: Int$   
 $\text{interrupts } (X, Expires, Interval)$   
 $\text{requires } I \geq_{\text{int}} Expires \wedge_{\text{bool}} Interval \neq_{\text{int}} 0$

RULE  $\$