# A3255-Q48 SHA256 Processor Datasheet

Version 0.4

Oct. 8<sup>th</sup>, 2013

Notes1: The information is subject to change without notice. Before using this document, please confirm that this is the latest version. Notes2: Not all products and/or types are available in every country. Please check with sales representative for availability and additional information.

# Table of Content

| 1.       | GEN             | IERAL DESCRIPTION  | 3      |
|----------|-----------------|--|--------|
| 2.       | SYS             | TEM ARCHITECTURE   | 3      |
| 3.       | DAT             | TA INTERFACE   | 4      |
|          |                 | COMMUNICATION PROTOCOL   |        |
|          |                 | TA FORMAT  |        |
| 2        | 4.2             | CLOCK CONFIGURATION SEGMENT                                      | 7      |
|          |                 | RECEIVE NONCE  |        |
|          | 5.2<br>5.3      | SYSTEM CONTROL.  FUNCTION POWER SUPPLY  A3255Q48 PIN-PAD MAP  10 | 9      |
| 6.       | ELE             | CTRICAL CHARACTERISTICS 1  | 1      |
|          |                 |  |        |
| 6.<br>6. | _               | RECOMMENDED OPERATING CONDITIONS                                 |        |
| 6.       | 2<br><b>PAC</b> |  | 1<br>2 |

#### 1. GENERAL DESCRIPTION


A3255Q48 is the second generation SHA256 Processor designed by AVALON team, comes with higher hash speed and performance per watt. The major applications for this chip is provide a chip level solution for SH256 related work.

#### Key Feature

- 128 hash units inside
- 1G Hash Rate guaranteed when core voltage is 0.9V overclocking available.
- typical power consumption is 2.05W/GHash
- communication protocol compatible with A3256Q48
- support chain-mode, drastically reduced controller I/O port requirement
- configurable clock frequency

#### 2. SYSTEM ARCHITECTURE

Figure 2-1 Chip Architecture



#### 3. DATA INTERFACE

#### 3.1 Communication Protocol

A3255Q48 uses a two-wire asynchronous serial communication protocol. Two wires, DATA\_P and DATA\_N carry information from transmitter to receiver. The two-wire bus has 3 states, IDLE, SENDO and SEND1. Every transaction start with IDLE and when it finish, it should back to IDLE.

Figure 3-1 IDLE state




Figure 3-1 shows bus IDLE state. When DATA\_P=1 and DATA\_N=1 last over 125ns, bus enter into IDLE state, every transaction must start and end with IDLE state

Figure 3-2 SEND0 state




Figure 3-2 shows bus SEND0 state. SEND0 could send one bit 0 to bus. SEND0 state starts with DATA\_P=0 and DATA\_N=0, after 125ns, DATA\_P stays low and DATA\_N transform from low to high and lasts over 125ns, then if no more bit to transfer DATA\_P and DATA\_N return to high, and bus is back to IDLE state.

Figure 3-3 SEND1 state




Figure 3-3 shows bus SEND1 state. SEND1 could send one bit 1 to bus. SEND1 state starts with DATA\_P=0 and DATA\_N=0, after 125ns, DATA\_N stays low and DATA\_P transform from low to high and lasts over 125ns, then if no more bit to transfer DATA\_P and DATA\_N return to high, and bus is back to IDLE state.

Figure 3-4 Multi-bit transfer (0Xca)




Figure 3-4 shows bus state when sending 0Xca. Bus could transfer multi-bit without IDLE state inside the transaction, multi-bit transaction start with IDLE state and then transfer data by SENDO or SEND1. When the transaction finish, it should back to IDLE state.

#### 3.2 Communication Port

A3255Q48 uses 6 communication ports to receive configurations, transmit the configurations to the chip at next stage and send out the calculation result, details are listed in Table 3.1

Table 3.1 A3255Q48 Communication Port

| PIN NAME  | PROTOCOL PORT | FUNCTION  |
|-----------|---------------|---|
| CONFIG_PI | DATA_P        | receive configurations from controller or another   |
|           |               | A3255Q48 chip                                       |
| CONFIG_NI | DATA_N        | receive configurations from controller or another   |
|           |               | A3255Q48 chip                                       |
| CONFIG_PO | DATA_P        | transmit the configurations to the chip at the next |
|           |               | stage   |

| CONFIG_NO | DATA_N | transmit the configurations to the chip at the next   |
|-----------|--------|---|
| _         | _      | stage   |
| REPORT_P  | DATA_P | send out the golden nonce when A3255Q48 get the share |
| REPORT_N  | DATA_N | send out the golden nonce when A3255Q48 get the share |

#### 4. DATA FORMAT

Three segments should be configured before A3255Q48 hash calculation by CONFIG\_PI and CONFIG\_NI. Clock configuration segment is for adjusting clock frequency, gating core clock or switching clock source. Hash data segment is the initial input data of SHA256 HASH. Hash work of chips in the same chain is split by the initial nonce segment. Configure data should send as the order shown in Figure 4-1





When A3255Q48 get the nonce, it will return the nonce by REPORT\_P and REPORT\_N.

All input/output data is 32bit aligned, and send out in LSB(that means lowest bit send first).

#### 4.1 Clock Configuration Segment

```
Clock configuration segment has two words (1word=32bit), detail information of each
bit listed below.
Bit[0]:Reserved, should be 1.
Bit[1]:clock configuration effect bit, if this bit is 0, all clock configuration
at current transaction is ineffective.
Bit[2]:clock frequency effect bit, set to 1 if there are clock divider changes.
Bit[3]:clock gate, hash unit working clock will be gated it set to 1.
Bit[4]:clock will divided by 2 if set to 1
bit[5]:clock switch, hash unit working clock will switch to XCLKIN if set to 1.
Bit[6]:enable/disable core clock output to PAD, when set to 1, core clock
output to PAD CORE CLOCKOUT is disabled.
Bit[15:7]:Reserved, should be 0x00000
bit[20:16] clock input divider R
bit[27:21] clock feedback divider F
bit[29:28] clock output divider OD
hash unit working clock frequency = XCLKIN frequency * F/(R*(2^{OD})).
F, R and OD configuration should satisfy the following three conditions:
   10MHz <= XCLKIN/R <= 50MHz
   500MHz <= XCLKIN*F/R <= 1000MHz
   62.5MHz \leftarrow XCLKIN*F/(R*(2^OD)) \leftarrow 1000MHz
bit[63:30]:Reserved, should be 0x0.
```

#### 4.2 HASH Data Segment

To reduce cost and get higher speed, A3255Q48 put some pre-calculation out of the chip. Controller need to do this calculation and send the result to A3255Q48. Part of code is list below in pseudo code:


```
void functionpre_calc
for(i=0;i<64;i++)
{
    t1=h+E1(e)+CH(e,f,g)+K[i]+w[i];
    t2=E0(a)+MAJ(a,b,c);
h=g; g=f;</pre>
```

```
f=e;
    e=d+t1;
    d=c; c=b;
    b=a;
    a=t1+t2;
    if(i=0) a0 = a;
    if(i=1) a1 = a;
    if(i=2) a2 = a;
    if(i=0) e0 = e;
    if(i=1) e1 = e;
    if(i=2) e2 = e;
}
```

a0, a1, a2, e0, e1, e2 is the pre-calculation result should send to A3255Q48 (for further information, please refer to <a href="http://en.wikipedia.org/wiki/SHA256">http://en.wikipedia.org/wiki/SHA256</a>).

The complete sequence of Hash Data Segment is shown in Figure 4-2

Figure 4-2 Hash Data Segment Transfer Sequence



All data is sent in LSB, means low bit, low byte and low word is sent first

### 4.3 Initial Nonce Segment

Since A3255Q48 could work in chain mode, and different chips in the same chain receive the same HASH data, so initial nonce value is the only different that could

split the work. The length of this segment is N word, N is the chain length. After initial nonce value configuration, all A3255Q48 chips get their own initial nonce, and then they could work at different range. For an example, if 10 chips are in the same chain, the nonce range segment should be 10 word long, and the whole 2^32 nonce should be split to 10 different areas, the configuration is shown in Figure 4-3.

Figure 4-3 Initial Nonce Configuration Example (10 chips)

| 1111111111111            | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |                          | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |
|--------------------------|---|--------------------------|---|
| 0x00000000 0x19999999 0x | 0x33333332 0x4cccccb                    | 0x66666664 0x7fffffd 0x9 | 99999996                                |
| 11111/1111/11            | /                                       |                          |   |

As shown in figure 4-3, the 10 chips start to do hash calculation with their configured initial nonce after configuration.

#### 4.4 Receive Nonce

A3255Q48 will send out the nonce value only when it get shares. The REAL golden nonce and the received nonce satisfy the following equals:

Golden nonce = Received nonce - 0x180

Only 32 bit nonce will be sent out, so that controller should save the whole hash data and match the result to work received

#### 5. PIN ASSIGNMENTS

| Signal Type | Description        |  |  |
|-------------|--------------------|--|--|
| Р           | Power/Ground       |  |  |
| I           | Input              |  |  |
| 0           | Output             |  |  |
| PU          | Internal pull-up   |  |  |
|             | resistor           |  |  |
| PD          | Internal pull-down |  |  |
|             | resistor           |  |  |
| /           | Multi-function     |  |  |
|             | separator          |  |  |

# 5.1 System Control

| PIN NO. | PAD NAME | ТҮРЕ | FUNCTION                                   |
|---------|----------|------|--|
| 44      | RSTN     | I,PD | Hardware Reset signal, low voltage active. |

| PIN NO. | PAD NAME    | ТҮРЕ | FUNCTION                     |
|---------|-------------|------|------------------------------|
| 9       | XCLKIN      | I    | Crystal Clock input to chip  |
| 43      | CORE_CLKOUT | 0    | Debug Clock output from chip |


# 5.2 Function


| PIN NO. | PAD NAME  | TYPE | FUNCTION  |
|---------|-----------|------|---|
| 1       | CONFIG_PI | I    | Config Data input to chip                       |
| 2       | CONFIG_NI | I    | Config Data input to chip                       |
| 36      | CONFIG_PO | 0    | Config Data output from chip                    |
| 35      | CONFIG_NO | 0    | Config Data output from chip                    |
| 16      | REPORT_N  | O,PU | Hash Data output from chip, need pull up on PCB |
| 17      | REPORT P  | O,PU | Hash Data output from chip, need pull up on PCB |

# 5.3 Power Supply

| PIN NO. | PAD NAME | ТҮРЕ | FUNCTION |               |  |
|---------|----------|------|----------|---------------|--|
| 38      | 0VSS0    | Р    | 3.3V     | IOO Ground    |  |
| 37      | OVDD0    | Р    | 3.3V     | IOO Power     |  |
| 23      | 0VSS1    | Р    | 3.3V     | IO1 Ground    |  |
| 24      | OVDD1    | Р    | 3.3V     | IO1 Power     |  |
| 3       | DVDD     | Р    | 0.9V     | Digital Power |  |
| 4       | DVDD     | Р    | 0.9V     | Digital Power |  |
| 10      | DVDD     | Р    |          | Digital Power |  |
| 11      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 13      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 14      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 15      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 18      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 19      | DVDD     | Р    |          | Digital Power |  |
| 20      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 21      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 22      | DVDD     | Р    |          | Digital Power |  |
| 25      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 26      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 28      | DVDD     | Р    |          | Digital Power |  |
| 29      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 30      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 31      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 32      | DVDD     | Р    | 0.9V     | Digital Power |  |
| 33      | DVDD     | Р    |          | Digital Power |  |

| PIN NO. | PAD NAME | ТҮРЕ | FUNCTION                |
|---------|----------|------|-------------------------|
| 34      | DVDD     | Р    | 0.9V Digital Power      |
| 39      | DVDD     | Р    | 0.9V Digital Power      |
| 40      | DVDD     | Р    | 0.9V Digital Power      |
| 41      | DVDD     | Р    | 0.9V Digital Power      |
| 42      | DVDD     | Р    | 0.9V Digital Power      |
| 45      | DVDD     | Р    | 0.9V Digital Power      |
| 46      | DVDD     | Р    | 0.9V Digital Power      |
| 47      | DVDD     | Р    | 0.9V Digital Power      |
| 48      | DVDD     | Р    | 0.9V Digital Power      |
| 12      | DVSS     | Р    | 0.9V Digital Ground     |
| 27      | DVSS     | Р    | 0.9V Digital Ground     |
| 7       | VDD_PLL  | Р    | 1.0V PLL Digital Power  |
| 8       | VSS_PLL  | Р    | 1.0V PLL Digital Ground |
| 6       | VDDA_PLL | Р    | 1.0V PLL Power          |
| 5       | VSSA_PLL | Р    | 1.0V PLL Ground         |





6. ELECTRICAL CHARACTERISTICS

## 6.1 Recommended Operating Conditions

The recommended operating conditions are the recommended values to assure normal logic operation. As long as the device is used within the recommended operating conditions, the electrical characteristics (DC and AC characteristics) described below are assured.

## A3255Q48-131008-V04-EN


| PARAMETER.                 | SYMBOL                   | MIN | ТҮР | MAX  | UNIT |
|----------------------------|--------------------------|-----|-----|------|------|
| Supply Core voltage        | DVDD                     | 0.9 | 1.0 | 1.1  | V    |
| Supply 1.0V analog voltage | VDDA_PLL                 | 0.9 | 1.0 | 1.1  | V    |
| Supply I/O voltage         | OVDD                     | 3.0 | 3.3 | 3.6  | V    |
| Maximum input voltage      | V <sub>i max</sub>       |     |     | 3.6  | V    |
| Operating<br>Temperature   | T <sub>OPR</sub>         | -20 |     | +85  | °C   |
| Storage<br>Temperature     | T <sub>STOR</sub>        | -40 |     | +150 | °C   |
| Operating<br>Current       | $\mathtt{I}_\mathit{OP}$ |     |     | 2000 | mA   |
| Static Current             | I <sub>SUSP</sub>        |     |     | 20   | mA   |


# 6.2 Oscillation

| PARAMETER.                 | CONDI<br>TIONS | SYMBOL  | MIN | ТҮР   | MAX | UNIT |
|----------------------------|----------------|---------|-----|-------|-----|------|
| Input clock frequency      |                | Fclixin |     | 25    | 1   | MHz  |
| Input clock period         |                | Tclkxin |     | 40    |     | Ns   |
| Clock duty cycle           |                |         | 45  | 50    | 55  | %    |
| Input pad capacitance      |                |         |     | 3.398 |     | Pf   |
| Jitter                     |                |         |     |       | 10  | Ps   |
| Input HIGH leakage current |                |         |     |       | ±10 | uA   |
| Input LOW leakage current  |                |         |     |       | ±10 | uA   |

# 7. PACKAGE INFORMATION

# 7.1 A3255Q48 Package Specifications







|    |      | TSLP  | SLP   |
|----|------|-------|-------|
|    | MAX. | 0.800 | 0.900 |
| ΙΑ | N□M. | 0.750 | 0.850 |
|    | MIN. | 0.700 | 0.800 |

# 8. REVISION HISTORY

| Version No. | Remarks  | Release Date |
|-------------|--|--------------|
| 0.1         | Initial version released for engineering review.                     | 2013-09-03   |
| 0.2         | Fix clock configuration descriptions                                 | 2013-09-10   |
| 0.3         | Update power and speed   | 2013-09-29   |
| 0.4         | Fix a wrong description of PLL power pin, update package information | 2013-10-08   |