ENG1148 - Computação Digital - 2019.2

Relatório - Trabalho Final

Professor: Alberto Elias Data: 25/09/2019

Grupo:

Alexandre de Mello: 1413183Rodrigo Pumar: 1221007

1)Introdução

Neste trabalho, desenvolvido em 5 módulos, CPU2, ALU, RAM2, LCD e MapChar, implementamos um computador que executa até 32 instruções. A CPU controla o computador, a ALU executa operações lógicas, a RAM2 armazena as instruções a serem realizadas, ou o dados a serem lidos. O módulo LCD mostra no display do FPGA a instrução escrita com caracteres alfanumericos, e o MapChar é um módulo complementar ao módulo LCD, que mapeia os 11 caracteres que serão escritos no LCD a cada mudança de instrução.

2)Entidades

```
entity CPU2 is
  generic (
       CLOCK COUNT BUFFER SIZE : integer := 25
  );
  port(CLK : in std logic; -- clock do programa
       LCD_E : out std_logic; -- Enable do LCD
      LCD RW : out std logic; -- read or write
      LCD RS : out std logic; -- data manipulation or addressing
        DISABLE STRATA FLASH: out std logic; -- desabilita a StrataFlash
por conflito com LCD
       SF D: out std logic vector(3 downto 0); -- led que indica zero
       ZERO: out std logic; -- led que indica zero
      NEGATIVE: out std logic; -- led que indica negativo
      RESET: in std logic; -- reset
        LEDS: out std logic vector(4 downto 0) -- leds data is mirror of
data in ram position 30
   );
```

```
end CPU2;
```

```
CLOCK_COUNT_BUFFER_SIZE : integer := 25
```

Essa variável é usada para que possamos definir na simulação clock equivalente ao clock do programa, para melhorar visibilidade da simulação.

```
entity ALU is
    generic(
        opN: integer := 5
);
port(
    reset: in std_logic;
    reg_A: in std_logic_vector(opN-1 downto 0); -- registrador A
    reg_B: in std_logic_vector(opN-1 downto 0); -- registrador B
    opcode: in std_logic_vector(4 downto 0); -- codigo da instrução
    zero: out std_logic; -- flag de que operação resultou em zero
        negative: out std_logic;-- flag de que operação resultou em
negativo
    result: out std_logic_vector(opN-1 downto 0) -- resultado da
operação da ALU
);
end ALU;
```

```
entity RAM2 is
port (
   clk : in std_logic; -- clk from CPU
   reset : in std_logic; -- reset
   we : in std_logic; -- write enable
   address : in integer range 0 to 31; -- adress for current instruction
   datain : in std_logic_vector(4 downto 0); -- data to be written
   dataout : out std_logic_vector(4 downto 0); --data read from ram
   dataAt30 : out std_logic_vector(4 downto 0) -- data at position 30 of
ram
   );
end entity RAM2;
```

```
entity MapChar is
  port(
        CLK: in std_logic; -- clock
        INSTRUCTION: in integer range 0 to 31; -- current instruction
        CHAR_AT: in unsigned(4 downto 0); -- position of char to be written
        OUTPUT_BUFFER: out std_logic_vector(7 downto 0) -- data sent to LCD
    );
end MapChar;
```

Constraints file:

```
NET "DISABLE_STRATA_FLASH" LOC = "D16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "LCD_E" LOC = "M18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "LCD_RS" LOC = " L18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "LCD_RW" LOC = "L17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "SF_D<0>" LOC = "R15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "SF_D<1>" LOC = "R16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "SF_D<2>" LOC = "P17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "SF_D<3>" LOC = "M15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;

# Clock
NET "CLK" LOC = "C9" | IOSTANDARD = LVCMOS33;
# LEDS
NET "NEGATIVE" LOC = "E9" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "ZERO" LOC = "D11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "LEDS<4>" LOC = "C11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "LEDS<3>" LOC = "F11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
```

```
NET "LEDS<2>" LOC = "E11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "LEDS<1>" LOC = "E12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "LEDS<0>" LOC = "F12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
```

3)Explicação do código

a) CPU

1-Clock mais devagar de aproximadamente 1 segundo, para que possamos ver as instruções serem iteradas:

```
slowClockUpdate: process (CLK)
begin
    if rising_edge(CLK) then
        slow_clk_counter <= slow_clk_counter + 1;
    end if;
end process slowClockUpdate;
slow_clk <= slow_clk_counter(CLOCK_COUNT_BUFFER_SIZE - 1);</pre>
```

2-Os estados da CPU. Em fetch definimos a instrução a ser executada e atualizamos o contador do programa e endereço para a próxima instrução. Em decode, se necessário para aquela instrução, pegamos o endereço contido na memória, que será usado no estado Execute. Caso a instrução requeira o endereço contido na posição seguinte da ram, precisamos fazer duas atualizações do contador do programa e endereço na memória, assim fazemos isso nas instruções necessárias no estado execute.

```
type cpuState is (start, fetch, decode, execute);
```

```
update: process (slow_clk)
begin
    if rising_edge(slow_clk) then
        case state_reg is
        when start =>
            we <= '0';
        address <= 0;
        state_reg <= fetch;
    when fetch =>
        reg_IR <= dataOut;
        programCounter <= programCounter + 1;
        address <= address + 1;
        state_reg <= decode;
        INSTRUCTION <= to_integer(unsigned(dataOut));
        when decode =>
```

```
case reg IR is
                             reg end <= to integer(unsigned(dataOut));</pre>
                             address <= to integer(unsigned(dataOut));</pre>
                             we <= '1';
                             address <= to integer(unsigned(dataOut));</pre>
                             dataIn <= reg A;</pre>
                         when mov_a_from_b =>
                         when mov b from a =>
                           when add_a_to_b | sub_a_to_b | and_a_b | or_a_b |
xor_a_b | not_a | nand_a_b | inc_a | inc_b | dec_a | dec_b =>
                             opcode <= reg IR;
                             reg end <= to integer(unsigned(dataOut));</pre>
                             reg end <= to integer(unsigned(dataOut));</pre>
                         when jmp end =>
                             reg end <= to integer(unsigned(dataOut));</pre>
                         when halt =>
                    state reg <= execute;</pre>
```

```
when execute =>
                     case reg IR is
                              reg A <= dataOut;</pre>
                              address <= programCounter + 1;</pre>
                              programCounter <= programCounter + 1;</pre>
                              we <= '0';
                              address <= programCounter + 1;</pre>
                              programCounter <= programCounter + 1;</pre>
                          when mov a from b =>
                              reg A <= reg B;
                              reg B <= reg A;</pre>
                             when add_a_to_b | sub_a_to_b | and_a_b | or_a_b |
xor a b | not a | nand a b | inc a | dec a =>
                              reg A <= result;</pre>
                              reg B <= result;</pre>
                                   address <= reg end;
                                   programCounter <= reg end;</pre>
                                   address <= programCounter + 1;</pre>
                                   programCounter <= programCounter + 1;</pre>
                              end if;
```

```
address <= reg end;</pre>
                                 programCounter <= reg end;</pre>
                                 address <= programCounter + 1;</pre>
                                 programCounter <= programCounter + 1;</pre>
                       when jmp end =>
                            address <= reg end;</pre>
                            programCounter <= reg end;</pre>
                       when halt =>
                   if reg IR /= halt then
                       state reg <= fetch;</pre>
                       state reg <= execute;</pre>
                  end if;
end process update;
```

Neste código acima, verificamos se estamos no estado halt pois caso estejamos, não sairemos do estado execute:

```
when halt => NULL;
```

Caso contrario voltamos ao estado fetch.

b) ALU

Ela executa assincronamente todas as instruções lógicas dependendo se o código da operação corrente, colocando o resultado no output result.

```
with opcode select inResult <=</pre>
       std logic vector(signed(reg A) + signed(reg B)) when "00101",
       std logic vector(signed(reg A) - signed(reg B)) when "00110",
       std logic vector(signed(reg A) + 1) when "10000",
       std logic vector(signed(reg A) - 1) when "10010",
      std logic vector(signed(reg B) + 1) when "10001",
       std logic vector(signed(reg B) - 1) when "10011",
      reg A and reg B when "00111",
       reg A or reg B when "01000",
       reg A nand reg B when "01011",
       reg A xor reg B when "01001",
      not reg A when "01010",
  zero <=
       '0' when reset = '1' else
       '1' when inResult = std logic vector(to unsigned(0,
inResult'length))
  negative <=</pre>
       '0' when reset = '1'
      else inResult(inResult'high);
  result <= inResult;</pre>
```

c) LCD

Imprime a instrução corrente

```
type state is (
-- Initial State
initial,
```

```
write 1, write 2, write 3, write 4,
      function set 1, function set 2, function set 3, function set 4,
           function wait long, wait function set operation time,
      entry set 1, entry set 2, entry set 3, entry set 4,
          entry wait long, wait entry set operation time,
      display on off 1, display on off 2, display on off 3,
display on off 4,
          display on off wait long, wait display on off operation time,
      clear display 1, clear display 2, clear display 3, clear display 4,
          clear display wait long, wait clear display operation time,
      set dd ram 1 1, set dd ram 1 2, set dd ram 1 3, set dd ram 1 4,
          set dd ram 1 wait long, wait set dd ram 1 operation time,
      writingChar 1, writingChar 2, writingChar 3, writingChar 4,
writingChar 5, writingChar 6,
      idle);
```

Flag para indicar que mudou a instrução, limpando o display caso seja o caso para que ele possa ser novamente escrito.

```
onInstructionChange: process (INSTRUCTION)
begin
```

```
stateChanged <= '1';
end process onInstructionChange;</pre>
```

Escrevemos 11 caracteres antes de ir para o estado idle, saindo dele apenas quando mudar a instrução corrente.

Nesse codigo fazemos a todos os estados para conversa com o protocolo do LCD, usando o count tick para sincronização.

Nos estados writting_char 1 até 6, escrevemos o caractere.

```
combinatorial: process (CLK)
    if (falling edge(CLK)) then
        case state reg is
            when initial =>
                 end if;
             when write 1 =>
                 data_buffer <= "0011";
                 count <= to unsigned(12,N);</pre>
                 if (count tick = '1') then
                     LCD E <= '0';
                 end if;
                 count <= to unsigned(205000,N);</pre>
                 if (count tick = '1') then
                     state next <= write 2;</pre>
                 end if;
             when write 2 =>
                 LCD E <= '1';
                 data buffer <= "0011";</pre>
                 count <= to unsigned(12,N);</pre>
                 if (count tick = '1') then
```

```
LCD E <= '0';
    end if;
    count <= to unsigned(5000, N);</pre>
when write 3 =>
    LCD E <= '1';
    data buffer <= "0011";</pre>
    count <= to unsigned(12,N);</pre>
        LCD E <= '0';
    count <= to unsigned(2000, N);</pre>
    LCD E <= '1';
    data buffer <= "0010";</pre>
    count <= to unsigned(12,N);</pre>
    if (count tick = '1') then
    count <= to unsigned(2000, N);</pre>
    end if;
when function set 1 =>
    data buffer <= "0010";</pre>
```

```
count <= to unsigned(10,N); -- wait for signal</pre>
    if (count tick = '1') then
    end if;
    LCD E <= '1';
    count <= to unsigned(120,N);</pre>
        state next <= function wait long;</pre>
        LCD E <= '0';
when function wait long =>
    count <= to unsigned(50,N);</pre>
    if (count tick = '1') then
    data buffer <= "1000";
    count <= to unsigned(10,N);</pre>
    if (count tick = '1') then
    end if;
    LCD E <= '1';
    count <= to unsigned(120,N);</pre>
        state next <= wait function set operation time;</pre>
        LCD E <= '0';
    end if;
when wait function set operation time =>
    count <= to unsigned(2500,N);</pre>
             state next <= entry set 1;</pre>
        end if;
```

```
when entry set 1 =>
    data buffer <= "0000";</pre>
    count <= to unsigned(10,N);</pre>
    if (count tick = '1') then
         state next <= entry set 2;</pre>
when entry set 2 =>
    LCD E <= '1';
    count <= to unsigned(120,N);</pre>
    if (count tick = '1') then
        state next <= entry wait long;</pre>
        LCD E <= '0';
when entry wait long =>
    count <= to unsigned(50,N);</pre>
        state next <= entry set 3;</pre>
    end if;
when entry set 3 =>
    data buffer <= "0110";</pre>
    count <= to unsigned(10,N);</pre>
    if (count tick = '1') then
        state next <= entry set 4;</pre>
    end if;
when entry set 4 =>
    LCD E <= '1';
    count <= to unsigned(120,N);</pre>
        state next <= wait entry set operation time;</pre>
        LCD E <= '0';
    end if;
when wait entry set operation time =>
    count <= to unsigned(2500,N);</pre>
             state next <= display on off 1;</pre>
```

```
when display on off 1 =>
    data buffer <= "0000";</pre>
    count <= to unsigned(10,N);</pre>
         state next <= display on off 2;</pre>
when display on off 2 =>
    LCD E <= '1';
    count <= to unsigned(120,N);</pre>
         state next <= display on off wait long;</pre>
        LCD E <= '0';
when display on off wait long =>
    count <= to unsigned(50,N);</pre>
         state next <= display on off 3;</pre>
    end if;
when display on off 3 =>
    data buffer <= "1111";</pre>
    count <= to unsigned(10,N);</pre>
    if (count tick = '1') then
         state next <= display on off 4;</pre>
    end if;
when display on off 4 =>
    count <= to unsigned(120,N);</pre>
    if (count tick = '1') then
        state next <= wait display on off operation time;</pre>
        LCD E <= '0';
    end if;
when wait display on off operation time =>
    count <= to unsigned(2500,N);</pre>
             state next <= clear display 1;</pre>
         end if;
```

```
when clear display 1 =>
    data buffer <= "0000";</pre>
    count <= to unsigned(10,N);</pre>
        state next <= clear display 2;</pre>
when clear display 2 =>
    LCD E <= '1';
    count <= to unsigned(120,N);</pre>
        state next <= clear display wait long;</pre>
when clear display wait long =>
    count <= to unsigned(50,N);</pre>
        state next <= clear display 3;</pre>
    end if;
when clear display 3 =>
    data buffer <= "0001";</pre>
    count <= to unsigned(10,N);</pre>
    if (count tick = '1') then
         state next <= clear display 4;</pre>
    end if;
when clear display 4 =>
    count <= to unsigned(120,N);</pre>
    if (count tick = '1') then
        state next <= wait clear display operation time;</pre>
        LCD E <= '0';
    end if;
when wait_clear display operation time =>
    count <= to unsigned(85000,N);</pre>
             state next <= set dd ram 1 1;</pre>
         end if;
```

```
when set dd ram 1 1 =>
    data buffer <= "1000";</pre>
    count <= to unsigned(10,N);</pre>
        state next <= set dd ram 1 2;</pre>
    end if;
when set dd ram 1 2 =>
    LCD E <= '1';
    count <= to unsigned(120,N);</pre>
    if (count tick = '1') then
        state next <= set dd ram 1 wait long;</pre>
        LCD E <= '0';
    end if;
when set dd ram 1 wait long =>
    count <= to unsigned(50,N);</pre>
    if (count tick = '1') then
    data buffer <= "0000";
    count <= to unsigned(10,N);</pre>
    count <= to unsigned(120,N);</pre>
    if (count tick = '1') then
        state next <= wait set dd ram 1 operation time;</pre>
        LCD E <= '0';
    end if;
when wait set dd ram 1 operation time =>
    count <= to unsigned(85000,N);</pre>
        if (count tick = '1') then
             state next <= writingChar 1;</pre>
```

```
end if;
when writingChar 1 =>
    LCD RS <= '1';
    data_buffer <= OUTPUT_BUFFER(7 downto 4);</pre>
    count <= to unsigned(10,N);</pre>
    if (count tick = '1') then
        state next <= writingChar 2;</pre>
    end if;
when writingChar 2 =>
    count <= to unsigned(120,N);</pre>
    if (count tick = '1') then
        state next <= writingChar 3;</pre>
        LCD E <= '0';
    end if;
when writingChar 3 =>
    LCD RS <= '1';
    count <= to unsigned(50,N);</pre>
    if (count tick = '1') then
        state next <= writingChar 4;</pre>
    end if;
when writingChar 4 =>
    LCD RS <= '1';
    data buffer <= OUTPUT BUFFER(3 downto 0);</pre>
    count <= to unsigned(10,N);</pre>
        state next <= writingChar 5;</pre>
    end if;
when writingChar 5 =>
    LCD RS <= '1';
    LCD E <= '1';
    count <= to unsigned(120,N);</pre>
        state next <= writingChar 6;</pre>
```

```
end if;
             when writingChar 6 =>
                  count <= to unsigned(85000,N);</pre>
                      if (count tick = '1') then
                               CHAR AT <= to unsigned(0, CHAR AT'length);
                               state next <= idle;</pre>
                               state next <= writingChar 1;</pre>
                          end if;
                      end if;
             when idle =>
                  if (stateChanged = '1') then
                      stateChanged <= '0';</pre>
                      state next <= clear display 1;</pre>
                 end if;
    end if;
end process combinatorial;
```

d) MapChar Modulo responsável por mapear codigo de LCD de cada caractere que será usado no modulo LCD.

```
constant alpha_a_uc : std_logic_vector(7 downto 0) := "01000001"; -- A constant alpha_b_uc : std_logic_vector(7 downto 0) := "01000001"; -- B constant alpha_c_uc : std_logic_vector(7 downto 0) := "01000010"; -- D constant alpha_d_uc : std_logic_vector(7 downto 0) := "01000100"; -- D constant alpha_d_lc : std_logic_vector(7 downto 0) := "01100100"; -- d constant alpha_e_uc : std_logic_vector(7 downto 0) := "01100101"; -- E constant alpha_e_lc : std_logic_vector(7 downto 0) := "01100101"; -- E constant alpha_h_uc : std_logic_vector(7 downto 0) := "01001000"; -- H constant alpha_i_uc : std_logic_vector(7 downto 0) := "01001001"; -- I constant alpha_j_uc : std_logic_vector(7 downto 0) := "01001001"; -- J constant alpha_h_uc : std_logic_vector(7 downto 0) := "01001101"; -- L constant alpha_h_uc : std_logic_vector(7 downto 0) := "01001101"; -- L constant alpha_h_uc : std_logic_vector(7 downto 0) := "01001101"; -- L
```

```
constant alpha n uc : std logic vector(7 downto 0) := "01001110"; -- N
  constant alpha n lc : std logic vector(7 downto 0) := "01101110"; -- n
  constant alpha o uc : std logic vector(7 downto 0) := "01001111"; -- 0
  constant alpha p uc : std logic vector(7 downto 0) := "01010000"; -- P
  constant alpha r uc : std logic vector(7 downto 0) := "01010010"; -- R
  constant alpha s uc : std logic vector(7 downto 0) := "01010011"; -- S
  constant alpha t uc : std logic vector(7 downto 0) := "01010100"; -- T
  constant alpha u uc : std logic vector(7 downto 0) := "01010101"; -- U
  constant alpha v uc : std logic vector(7 downto 0) := "01010110"; -- V
  constant alpha x uc : std logic vector(7 downto 0) := "01011000"; -- X
  constant alpha z uc : std logic vector(7 downto 0) := "01011010"; -- Z
  constant symbol comma
"00101100"; -- ,
  "01011011"; -- [
  constant symbol bracket close :std logic vector(7 downto 0) :=
"01011101"; -- ]
  constant symbol space
```

Abaixo o exemplo do que será escrito em uma instrução exemplo, os 11 caracteres mapeados.

```
constant mov_a_from_end : string := (
    0 => alpha_m_uc(7 downto 0),
    1 => alpha_o_uc(7 downto 0),
    2 => alpha_v_uc(7 downto 0),
    3 => symbol_space(7 downto 0),
    4 => alpha_a_uc(7 downto 0),
    5 => symbol_comma(7 downto 0),
    6 => symbol_space(7 downto 0),
    7 => symbol_bracket_open(7 downto 0),
    8 => alpha_e_lc(7 downto 0),
    9 => alpha_n_lc(7 downto 0),
    10 => alpha_d_lc(7 downto 0),
    11 => symbol_bracket_close(7 downto 0)
);
```

Abaixo o exemplo do que será escrito em uma instrução exemplo, os 11 caracteres mapeados.

e) RAM

Abaixo o código da ram usado para teste

```
type ram type is array (0 to 31) of std logic vector(datain'range);
 signal ram : ram type := (
                 "01101", -- JN
                 "10001", -- 17
             "11110", -- 30
     11 =>
             "10000", -- INC A
     12 =>
     13 =>
             "11110", -- 30
     14 =>
     15 =>
     17 => "01110", -- HALT
  );
RamProc: process(clk) is
 if falling edge(clk) then
   if we = '1' then
     ram(address) <= datain;</pre>
```

```
end if;
  read_address <= address;
end if;
end process RamProc;

dataout <= ram(read_address);
dataAt30 <= ram(30);</pre>
```

No processo acima, verificamos se está habilitado escrita, usando o dataln para tal, caso contrário, sabemos que estamos num estado de leitura, e enviamos o dado para dataOut, assim como enviamos para os leds, o dado da posição 30 com a porta dataAt30.