

Problem C)
a) In an AArch32 Advanced SIMD program, this for-loop needs to iterate II time(s) for subtraction (assuming that the processor does not handle the vector operation beyond its capacity in terms of the number of vector registers);

b) To execute a vector instruction (e.g. VSUB) in an iteration of this for-loop, the AArch 32 processor with the Advanced SIMD extension needs to use its ALUGY time(s) for subtractions.

processor with the Advanced SIMD extension substrates 1

pair (s), of elements.

seach time only one at a time

Howe 128 vector registers (16 bit numbers)

128/2 because 64 for Vector A, 64 for Vector B

Loop

Loop

Gy for each: terations, to get to 256, 4 iterations