VIETNAM NATIONAL UNIVERSITY HO CHI MINH CITY
HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY
FACULTY OF COMPUTER SCIENCE AND ENGINEERING

Electrical Electronic Circuits

Lab Report

Lab 6

Advisor(s): Phạm Công Thái
Student(s): Nguyễn Phúc Vĩnh 2414001
Trần Văn Minh Triết 2413603

HO CHI MINH CITY, DECEMBER 2025

Contents

List of Figures

List of Tables

Listings

1 Introduction

In the Bipolar Junction Transistor tutorials, we saw that the output Collector current of the transistor is proportional to input current flowing into the Base terminal of the device, thereby making the bipolar transistor a **CURRENT** operated device (Beta model) as a smaller current can be used to switch a larger load current.

The Field Effect Transistor, or simply FET however, uses the voltage that is applied to their input terminal, called the Gate to control the current flowing through them resulting in the output current being proportional to the input voltage. As their operation relies on an electric field (hence the name field effect) generated by the input Gate voltage, this then makes the Field Effect Transistor a **VOLTAGE** operated device.

The Field Effect Transistor has one major advantage over its standard bipolar transistor cousins, in that their input impedance, (Rin) is very high, (thousands of Ohms), while the BJT is comparatively low. This very high input impedance makes them very sensitive to input voltage signals, but the price of this high sensitivity also means that they can be easily damaged by static electricity.

2 Junction Field Effect Transistor

2.1 Self bias configuration

This is the first configuration for a JET, when a gate pin is connected to a Ground. A typical circuit is presented as follows:



Figure 2.1: Self bias configuration

Students are proposed to implement this circuit in PSPICE with the JFET is JbeakN. The simulation results in PSPICE (bias configuration) are presented here. Moreover, a short explanations are required in this report to explain the value of I_D and V_{GS}.



Figure 2.2: Self bias configuration simulation results

2.2 Voltage divider configuration

The proposed schematic for this configuration is presented as follows:



Figure 2.3: Voltage divider configuration

Students are proposed to implement this circuit in PSPICE with the JFET is JbreakN. The simulation results in PSPICE (bias configuration) are presented here. Moreover, a short explanations are required in this report to explain the value of I_D and V_{GS}.



Figure 2.4: Voltage divider configuration simulation results

3 Metal Oxide Semiconductor FET

As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying channel and is therefore called an Insulated Gate Field Effect Transistor.

The most common type of insulated gate FET which is used in many different types of electronic circuits is called the Metal Oxide Semiconductor Field Effect Transistor or MOS-FET for short.

The IGFET or MOSFET is a voltage controlled field effect transistor that differs from a JFET in that it has a "Metal Oxide" Gate electrode which is electrically insulated from the main semiconductor n-channel or p-channel by a very thin layer of insulating material usually silicon dioxide, commonly known as glass.

3.1 Depletion-mode MOSFET

The Depletion-mode MOSFET, which is less common than the enhancement mode types. This device is very similar to JFET, except that the maximum current saturation is obtained at VGS > 0. The circuit used to verify IDSS and VP for DFET is presented as follows:



Figure 3.1: DFET verification in PSPICE

The device for a common DFET is MbreakND. After a dc sweep simulation when V3

varies from -5V to 0V, the results are shown below:



Figure 3.2: Simulation results with DFET

From this simulation results, it is confirmed that IDSS = 160mA and VP =-4 for DFET.

Students are proposed to implement the circuit below:



Figure 3.3: Self bias configuration for DFET

Only the bias configuration is required to executed. Please capture the simulation results with current and voltage information on the circuit. Finally, explain these values by theory calculations.

Simulation results:



Figure 3.4: Simulation results

Explanation:

In this circuit, the Depletion-mode MOSFET (MbreakND) is biased using the self-bias configuration. The gate terminal is connected to ground through a very large resistor $R_2 = 680\,k\Omega$, therefore the gate voltage is fixed at:

$$V_G = 0\,V$$

The drain current I_D flows through the source resistor $R_3 = 1\,k\Omega$, creating a voltage drop at the source:

$$V_S = I_D \cdot R_3 = 148.4\,\mu A \times 1\,k\Omega = 0.148\,V$$

As a result, the gate-to-source voltage becomes:

$$V_{GS} = V_G - V_S = 0 - 0.148 = -0.148\,V$$

This negative V_{GS} is generated automatically by the circuit due to the voltage drop across the source resistor and is the key mechanism of the self-bias operation. The negative V_{GS} reduces the drain current and stabilizes the operating point of the DFET without requiring an external negative power supply.

The drain voltage can be calculated as:

$$V_D = V_{DD} - I_D \cdot R_1 = 12 - 148.4\,\mu A \times 2\,k\Omega \approx 11.70\,V$$

The simulation results give $I_D = 148.4\,\mu A$ and $V_D = 11.70\,V$, which are in full agreement with the theoretical analysis. Therefore, the DFET operates correctly in the saturation (active) region with a stable self-bias operating point.

3.2 Enhancement-mode MOSFET

The more common Enhancement-mode MOSFET or eMOSFET. The device is normally "OFF" (non-conducting) when the gate bias voltage, VGS is equal to zero. For the n channel enhancement MOS transistor a drain current will only flow when a gate voltage (VGS) is applied to the gate terminal greater than the threshold voltage (VTH) level in which conductance takes place making it a transconductance device. In other words, for an n-channel enhancement mode MOSFET:+VGS turns the transistor "ON", while a zero or-VGS turns the transistor "OFF". Thus the enhancement-mode MOSFET is equivalent to a "normally-open" switch.

The reverse is true for the p-channel enhancement MOS transistor. When VGS = 0 the device is "OFF" and the channel is open. The application of a negative (-ve) gate voltage to the p-type eMOSFET enhances the channels conductivity turning it "ON". Then for an p- channel enhancement mode MOSFET: +VGS turns the transistor "OFF", while -VGS turns the transistor "ON".

The validation of an EFET in PSPICE is presented bellow. The typical EFET in PSPICE is **MbreakN** device.



Figure 3.5: EFET validation

A dc sweep simulation with V3 can be performed. The simulation results with V3 varies from -1V to 5V are presented as following:



Figure 3.6: Simulation results with EFET

4 MOSFET Applications

This part presents some applications using MOSFETs and most of them are EFETs. Students are proposed to implement the schematic and then, validate in PSPICE

4.1 MOSFET as a switch

In this circuit arrangement an Enhancement-mode N-channel MOSFET is being used to switch a simple lamp “ON” and “OFF” (could be replace by an resistor to simulate in PSPICE).



Figure 4.1: EFET is used as a switch

The gate input voltage VGS is taken to an appropriate positive voltage level to turn the device and therefore the lamp load either "ON", (VGS = +ve) or at a zero voltage level that turns the device "OFF", (VGS = 0V).

If the resistive load of the lamp was to be replaced by an inductive load such as a coil, solenoid or relay a "flywheel diode" would be required in parallel with the load to protect the MOSFET from any self generated back-emf.

Students are proposed to simulation this circuit with RIN = 4.7k and RGS = 47k and VIN is the TTL level (0V and 5V). The power supply for VDD can be set to 12V or 24V. Shortly explain the current passing through the load (a resistance 100Ohm replaced for the Lamp in the circuit).

Simulation results:

Figure 4.2: Simulation results

Explanation:

The simulation result indicates that the drain–source saturation current is $I_{DSS} = 1.2\,\text{mA}$. When the gate–source voltage is $V_{GS} = 5\,\text{V}$ (TTL HIGH level), the MOSFET operates in the ON state and supplies power to the load. Conversely, when $V_{GS} = 0\,\text{V}$, the MOSFET is in the OFF state and no current flows through the load.

5 Altium Designer

5.1 Button Input

Push buttons or switches connect two points in a circuit when you press them. In a system, button is a traditional input method. The figure bellow is an example of a simple button, which is the target of this exercise:

Figure 5.1: Example of a button input

The schematic of this circuit is proposed as follows:



Figure 5.2: Button schematic in Altium

Students are proposed to implement the circuit in Altium Designer. The manual can be found in the same playlist with other manual videos. Please capture the screen to present the schematic as well as the layout of your PCB.

Simulation results:



Figure 5.3: PCB 2D layout- TOP layer



Figure 5.4: PCB 2D layout- BOTTOM layer



Figure 5.5: PCB 3D layout- TOP layer



Figure 5.6: PCB 3D layout- BOTTOM layer

5.2 ADC Input

The second type of the input signal is the ADC input value, which is a kind of sensing device. In this sensorpart, we use two opamps which are packed in one ICLM358. ICLM358 includes two opamps. A photoresistor (also known as a light-dependent resistor, LDR, or photo-conductive cell) is use to measure the light intensitive. It is a passive component that decreases resistance with respect to receiving luminosity (light) on the component's sensitive surface. An example of this module can be found in the figure bellow:

Figure 5.7: An example of a light sensor

The schematic of this circuit is proposed as follows, which is based on a voltage follower circuit:



Figure 5.8: Light sensor schematic in Altium

Students are proposed to implement the circuit in Altium Designer. The manual can be found in the same playlist with other manual videos. Please capture the screen to present the schematic as well as the layout of your PCB.

Simulation results:



Figure 5.9: PCB 2D layout- TOP layer



Figure 5.10: PCB 2D layout- BOTTOM layer



Figure 5.11: PCB 3D layout- TOP layer



Figure 5.12: PCB 3D layout- BOTTOM layer