

Lab Report 7

Tuesday 2:15pm

Yen-Jung(Tim) Lu, Antonio Fontan

Introduction

Short paragraph describing what the lab is about.

In this lab, we are building a sine-wave generator using a table-driven arbitrary waveform generator. Tasks include modifying a C model, developing a corresponding Verilog implementation, creating a testbench, and validating model matches. We will adjust for different sample rates and implement a new architecture to ensure consistent output values.

Procedure

Describe what you did during the lab. How you wired up the board, what code you wrote (include snippets of the code you wrote; the rest of the code should be in the appendix), etc... I'm not expecting an extremely verbose retelling of each step of the lab.

Part 1

We implemented an interpolated sine wave generator based on the block diagram shown in the lab guideline document.

Part 2

Develop a Verilog implementation and create a testbench that generates two cycles of output at 100 samples per cycle, while also keeping the c code in mind in order to produce the same output.

Results

Place the results of your experiments and tasks here. Tables, charts, screenshots, etc.. Answer any questions from the lab document here.

Part 1

```
[afontan@linux402603 lab7]$ diff output.csv outputC.csv
[afontan@linux402603 lab7]$ cat output.csv
0 2032
5
10
            2163
            2295
15
20
            2421
            2551
25
30
            2674
            2795
35
40
46
51
56
61
66
            2909
            3023
            3136
            3237
            3348
            3446
            3528
71
76
81
            3610
            3692
            3774
86
            3839
92
            3889
97
            3939
102
            3989
4023
107
112
117
            4048
            4075
122
            4080
```

```
117
         4075
122
         4080
127
         4080
133
         4080
         4077
138
143
         4048
148
         4025
153
         3991
158
         3941
163
         3892
168
         3840
173
         3776
179
         3694
184
         3612
189
         3530
194
         3448
199
         3350
204
         3242
209
         3139
214
220
         3026
         2911
225
         2797
230
         2679
235
         2553
240
         2423
245
         2300
250
         2168
255
         2036
260
         1920
266
271
         1789
         1660
```

```
347
      192
353
      142
358
      92
      58
363
      32
368
373
      7
378
      0
383
      0
388
      0
394
      0
399
      32
      52
404
409
      86
414
      135
419
      185
424
      240
429
      304
434
      383
440
      465
445
      547
450
      629
      726
455
460
      833
      938
465
470
      1049
475
      1164
481
      1280
      1396
486
491
      1524
496
      1653
501
      1775
      1907
506
```

Part 2

Conclusion

Short paragraph talking about the takeaways from this lab.

Through this lab, we gained hands-on experience in building and testing sine-wave generators, employing table-driven waveform generators in two different architectures. The process involved C model modifications, Verilog implementation, and validation through testbenches.

Appendix

```
Place code and other data here.
Part 1:
module PhaseRegister(
  input wire clk,
  input wire load,
  input wire [15:0] phaseln,
  output reg [15:0] phaseIncrement
);
  always @(posedge clk) begin
    if (load)
       phaseIncrement <= phaseIn;</pre>
  end
endmodule
module PhaseIncrement16(
  input [15:0] phaseIncrementIn1,
  input [15:0] phaseIncrementIn2,
  output [15:0] phaseIncrementOut
);
  assign phaseIncrementOut = phaseIncrementIn1 + phaseIncrementIn2;
endmodule
module PhaseIncrement7(
  input [6:0] phaseIncrementIn1,
  input [6:0] phaseIncrementIn2,
  output [6:0] phaseIncrementOut
);
  assign phaseIncrementOut = phaseIncrementIn1 + phaseIncrementIn2;
endmodule
module PhaseAccumulator(
  input wire clk,
  input wire rst,
  input wire [15:0] phaseIncrement,
  output reg [15:0] phaseAccumulated
);
  always @(posedge clk or posedge rst) begin
     if (rst)
       phaseAccumulated <= 0;
       phaseAccumulated <= phaseAccumulated + phaseIncrement;</pre>
  end
```

```
module Rounder(
  input [15:0] in,
  output [8:0] decimal,
  output [6:0] out
);
  assign decimal = in[8:0];
  assign out = in[15:9];
endmodule
module WavetableROM(
  input [6:0] address,
  output [7:0] data
);
       reg [7:0] memory [0:511];
     initial begin
          $readmemb("rom_data.txt", memory);
     end
     assign data = memory[address];
endmodule
module Interpolator(
  input [7:0] data1,
  input [7:0] data2,
  input [8:0] decimal,
  output [11:0] result
);
  wire [8:0]fraction = decimal/512;
  wire [11:0] scaledData1 = data1 << 4;
  wire [11:0] scaledData2 = data2 << 4;
  assign result = (1-fraction)*scaledData1 + fraction * scaledData2;
endmodule
module topModule(
       input [15:0] phaseln,
       input load,
```

```
input clk,
       input rst,
       output [11:0] result
);
wire [15:0] phaseIncrement1Out;
PhaseRegister phaser(
  clk,
  load,
  phaseln,
  phaseIncrement1Out
);
wire [15:0] phaseIncrement2Out;
wire [15:0] phaseAccumulatedIn;
PhaseIncrement16 phaseInc1(
  phaseIncrement1Out,
  phaseAccumulatedIn,
  phaseIncrement2Out
);
wire [15:0] phaseIncremented2In = phaseIncrement2Out;
wire [15:0] phaseAccumulatedOut;
PhaseAccumulator Accumulator(
  clk,
  rst,
  phaseIncremented2In,
  phaseAccumulatedOut
);
assign phaseAccumulatedIn = phaseAccumulatedOut;
wire [6:0] out;
wire [8:0] decimalOut;
Rounder round(
  phaseAccumulatedOut,
  decimalOut,
  out
);
wire [7:0] data1Out;
WavetableROM ROM1(
  out,
  data1Out
);
```

```
wire [6:0] address2Out;
PhaseIncrement7 phaseInc2(
  out,
  7'd1,
  address2Out
);
wire [7:0] data2Out;
WavetableROM ROM2(
  address2Out,
  data2Out
);
Interpolator inter(
  data1Out,
  data2Out,
  decimalOut,
  result
);
endmodule
module Testbench;
 reg [15:0] phaseln;
 reg load;
 reg clk;
 reg rst;
 wire [11:0] result;
 integer file;
 topModule uut(
  .phaseln(phaseln),
  .load(load),
  .clk(clk),
  .rst(rst),
  .result(result)
 );
reg [15:0] phase;
 initial begin
  #10;
```

```
clk = 0;
  rst = 0;
  #10
  rst = 1;
  load = 1;
  phaseln = 16'b1010001111100100;
  clk = \sim clk;
  #10
  rst = 0;
  load = 0:
  phaseIn = 16'b1010001111100100;
  file = $fopen("output.csv", "w");
  clk = \sim clk;
  #10
  load = 0;
  repeat (100) begin
   #10 clk = ~clk;
    $display("#%t, Result = %d, clk=%d", $time, result, clk);
   $fwrite(file, "%0d\n", result);
   #10 clk = \simclk;
  end
  #10;
  $fclose(file);
  #10;
  $finish;
 end
endmodule
part 2:
module Testbench;
 reg [15:0] phaseln;
 reg load;
 reg clk;
 reg rst;
 wire [11:0] result;
 integer file;
 topModule uut(
  .phaseIn(phaseIn),
  .load(load),
  .clk(clk),
  .rst(rst),
  .result(result)
 );
```

```
reg [15:0] phase;
 initial begin
  #10;
  clk = 0;
  rst = 0;
  #10
  rst = 1;
  load = 1;
  phaseIn = 16'b1010001111100100;
  clk = \sim clk;
  #10
  rst = 0;
  load = 0:
  phaseIn = 16'b1010001111100100;
  file = $fopen("output.csv", "w");
  clk = \sim clk;
  #10
  load = 0;
  repeat (75) begin
   #10 clk = \simclk;
    $display("#%t, Result = %d, clk=%d", $time, result, clk);
    $fwrite(file, "%0d\n", result);
   #10 clk = ~clk;
  end
  #10;
  $fclose(file);
  #10;
  $finish;
 end
endmodule
part 3:
module PhaseRegister(
  input wire clk,
  input wire load,
  input wire [15:0] phaseln,
  output reg [15:0] phaseIncrement
);
  always @(posedge clk) begin
    if (load)
       phaseIncrement <= phaseIn;</pre>
```

```
end
endmodule
module controlPath(
       input rst,
       input clk,
       output sample
);
  always @(posedge clk or posedge rst) begin
       sample = 0;
              else
                     sample = 1;
  end
endmodule
module PhaseIncrement16(
  input [15:0] phaseIncrementIn1,
  input [15:0] phaseIncrementIn2,
  output [15:0] phaseIncrementOut
);
  assign phaseIncrementOut = phaseIncrementIn1 + phaseIncrementIn2;
endmodule
module PhaseIncrement7(
  input [6:0] phaseIncrementIn1,
  input [6:0] phaseIncrementIn2,
  output [6:0] phaseIncrementOut
);
  assign phaseIncrementOut = phaseIncrementIn1 + phaseIncrementIn2;
endmodule
module PhaseAccumulator(
  input wire clk,
  input wire rst,
  input wire [15:0] phaseIncrement,
  output reg [15:0] phaseAccumulated
);
  always @(posedge clk or posedge rst) begin
    if (rst)
       phaseAccumulated <= 0;
    else
```

```
phaseAccumulated <= phaseAccumulated + phaseIncrement;</pre>
  end
endmodule
module Rounder(
  input [15:0] in,
  output [8:0] decimal,
  output [6:0] out
);
  assign decimal = in[8:0];
  assign out = in[15:9];
endmodule
module WavetableROM(
  input [6:0] address,
  output [7:0] data
);
       reg [7:0] memory [0:511];
     initial begin
          $readmemb("rom_data.txt", memory);
     end
     assign data = memory[address];
endmodule
module Interpolator(
  input [7:0] data1,
  input [7:0] data2,
  input [8:0] decimal,
       input sample,
  output reg [11:0] result
);
  wire [8:0]fraction = decimal/512;
  wire [11:0] scaledData1 = data1 << 4;
  wire [11:0] scaledData2 = data2 << 4;
       always @(posedge sample) begin
     if (sample)
       result = (1-fraction)*scaledData1 + fraction * scaledData2;
  end
```

endmodule

```
module topModule(
       input [15:0] phaseln,
  input load,
       input clk,
       input rst,
       output [11:0] result
);
wire [15:0] phaseIncrement1Out;
PhaseRegister phaser(
  clk,
  load,
  phaseln,
  phaseIncrement1Out
);
wire [15:0] phaseIncrement2Out;
wire [15:0] phaseAccumulatedIn;
PhaseIncrement16 phaseInc1(
  phaseIncrement1Out,
  phaseAccumulatedIn,
  phaseIncrement2Out
);
wire [15:0] phaseIncremented2In = phaseIncrement2Out;
wire [15:0] phaseAccumulatedOut;
PhaseAccumulator Accumulator(
  clk,
  rst,
  phaseIncremented2In,
  phaseAccumulatedOut
);
assign phaseAccumulatedIn = phaseAccumulatedOut;
wire [6:0] out;
wire [8:0] decimalOut;
Rounder round(
  phaseAccumulatedOut,
  decimalOut,
  out
```

```
);
wire sample;
controlPath control(
       rst,
       clk,
       sample,
);
wire [7:0] data1Out;
WavetableROM ROM1(
  out,
  data1Out
);
wire [6:0] address2Out;
PhaseIncrement7 phaseInc2(
  out,
  7'd1,
  address2Out
);
Interpolator inter(
  data1Out,
  data2Out,
  decimalOut,
       sample,
  result
);
endmodule
```