SINGLE IN-LINE

**MODULE** 

- Organization . . . 1 048 576 × 8
- Single 5-V Power Supply (±10% Tolerance)
- 30-Pin Single In-Line Memory Module (SIMM)
- TM124GU8A Utilizes Two 4-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead Packages (SOJs)
- Long Refresh Period
   ... 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS	ACCESS	READ
	TIME	TIME	OR
	(t <sub>RAC</sub> )	$(t_{AA})$	WRITE
			CYCLE
	(MAX)	(MAX)	(MIN)
TM124GU8A-60	60 ns	30 ns	110 ns
TM124GU8A-70	70 ns	35 ns	130 ns
TM124GU8A-80	80 ns	40 ns	150 ns


- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C

#### description

The TM124GU8A is a dynamic random-access memory module organized as 1 048 576  $\times$  8 in a 30-pin leadless single in-line memory module (SIMM).

The TM124GU8A is composed of two TMS44400, 1 048 576  $\times$  4 bit dynamic RAMs in 20/26-lead plastic small-outline J-lead packages (SOJs).

The TM124GU8A is mounted on a substrate with decoupling capacitors. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated through-holes, a cost savings can be realized.



NC 29

VCC 30

PIN NOMENCLATURE							
A0-A9 CAS DQ1-DQ8 NC RAS VCC VSS	Address Inputs Column-Address Strobe Data In/Data Out No Internal Connect Row-Address Strobe 5-V Supply Ground						

(+)

The TM124GU8A features RAS access times of 60 ns, 70 ns, and 80 ns. All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM124GU8A is characterized for operation from 0°C to 70°C.



SMMS181A-JANUARY 1991-REVISED JANUARY 1993

#### operation

The TM124GU8A operates as two TMS44400s connected as shown in the functional block diagram. The common I/O features of the TM124GU8A dictates the use of early write cycles to prevent contention on the DQ lines.

#### specifications

Refresh period is extended to 16 milliseconds and, during this period, each of the 1024 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

### single in-line memory module and components


PC substrate: 1,27 mm (0.05 inch) nominal thickness on contact area

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate over copper



### functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range on any pin (see Note 1)	– 1 V to 7 V
Voltage range on V <sub>CC</sub>	1 V to 7 V
Short circuit output current	50 mA
Power dissipation	2 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.



SMMS181A-JANUARY 1991-REVISED JANUARY 1993

## recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	<b>–</b> 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

DARAMETER		TEST COMPLETIONS	TEST CONDITIONS TM124GU8A-60		TM124GU8A-70		TM124GU8A-80		LUNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UINT
Vон	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
Ιį	Input current (leakage)	$V_I = 0$ to 6.5 V, $V_{CC} = 5.5$ V, All other pins = 0 V to $V_{CC}$		±10		±10		±10	μΑ
IO	Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high		±10		±10		±10	μΑ
I <sub>CC1</sub>	Read or write cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		210		180		160	mA
	Chandley Course	After 1 memory cycle,  RAS and CAS high,  VIH = 2.4 V (TTL)		4		4		4	mA
ICC2	Standby Current	After 1 memory cycle,  RAS and CAS high,  VIH = VCC - 0.2 V (CMOS)		2		2		2	mA
I <sub>CC3</sub>	Average refresh current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high		210		180		160	mA
I <sub>CC4</sub>	Average page current (see Note 4)	$\frac{t_{C(P)}}{RAS}$ low, $\overline{CAS}$ cycling		180		160		140	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{\parallel L}$ .

4. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ .



SMMS181A-JANUARY 1991-REVISED JANUARY 1993

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		10	pF
C <sub>i(DQ)</sub>	Input capacitance, data inputs/outputs		7	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		14	pF
C <sub>i(W)</sub>	Input capacitance, W input		14	pF

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TM124GU8A-60		TM124GU8A-70		TM124GU8A-80	
			MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>AA</sub>	Access time from column-address		30		35		40	ns
<sup>t</sup> CAC	Access time from CAS low		15		18		20	ns
<sup>t</sup> CPA	Access time from column precharge		35		40		45	ns
<sup>t</sup> RAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low Z	0		0		0		ns
tOFF	Output disable time after CAS high (see Note 5)	0	15	0	18	0	20	ns

NOTE 5: tOFF is specified when the otuput is no longer driven.

SMMS181A-JANUARY 1991-REVISED JANUARY 1993

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		TM124	4GU8A-60 TM124GU8A-70		TM124GU8A-80		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
tRC	Random read or write cycle (see Note 6)	110		130		150		ns
tPC	Page-mode read or write cycle time (see Note 7)	40		45		50		ns
tRASP	Page-mode pulse duration, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Non-page-mode pulse duration, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Write pulse duration	15		15		15		ns
tASC	Column-address setup time before CAS low	0		0		0		ns
t <sub>ASR</sub>	Row-address setup time before RAS low	0		0		0		ns
tDS	Data setup time	0		0		0		ns
tRCS	Read setup time before CAS low	0		0		0		ns
tCWL	W low setup time before CAS high	15		18		20		ns
tRWL	W low setup time before RAS high	15		18		20		ns
twcs	W low setup time before CAS low	0		0		0		ns
tWSR	W high setup time (CAS-before-RAS refresh only)	10		10		10		ns
tWTS	$\overline{\mathrm{W}}$ low setup time (test mode only)	10		10		10		ns
<sup>t</sup> CAH	Column-address hold time after CAS low	10		15		15		ns
<sup>t</sup> DHR	Data hold time after RAS low (see Note 8)	50		55		60		ns
<sup>t</sup> DH	Data hold time	10		15		15		ns
tAR	Column-address hold time after RAS low (see Note 8)	50		55		60		ns
<sup>t</sup> RAH	Row-address hold time after RAS low	10		10		10		ns
tRCH	Read hold time after CAS high (see Note 9)	0		0		0		ns
<sup>t</sup> RRH	Read hold time after RAS high (see Note 9)	0		0		0		ns
tWCH	Write hold time after CAS low	15		15		15		ns
tWCR	Write hold time after RAS low (see Note 8)	50		55		60		ns
tWHR	W high hold time (CAS-before-RAS refresh only)	10		10		10		ns
tWTH	W low hold time (test mode only)	10		10		10		ns

Continued next page.

NOTES: 6. All cycle times assume  $t_T = 5$  ns.

- 7. To assure tpc min, tASC should be greater than or equal to 5 ns.
- 8. The minimum value is measured when  $t_{\mbox{RCD}}$  is set to  $t_{\mbox{RCD}}$  min as a reference.
- 9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.




SMMS181A-JANUARY 1991-REVISED JANUARY 1993

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		TM124G	U8A-60	TM124GU	J8A-70	TM124GU	J8A-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	15		15		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10		10		10		ns
tRAD	Delay time, RAS low to column-address (see Note 10)	15	30	15	35	15	40	ns
tRAL	Delay time, column-address to RAS high	30		35		40		ns
tCAL	Delay time, column-address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low (CBR only)	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	15		18		20		ns
t <sub>TAA</sub>	Access time from address (test mode)	35		40		45		ns
tTCPA	Access time from column precharge (test mode)	40		45		50		ns
tTRAC	Access time from RAS (test mode)	65		75		85		ns
tREF	Refresh time interval		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	ns


NOTE 10: The maximum value is specified only to assure access time.

## 30-pin U-A single in-line memory module



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

### device symbolization



NOTE: The location of the part number may vary.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated