

COUNTER CIRCUIT


- Asynchronous counter:

- A register that repeats prescribed sequence of states upon
the application of input pulses is called a counter
- An asynchronous counter is one in which the flip-flops (FF)
within the counter do not change states at exactly the same
time because they do not have a common clock pulse.

i) Asynchronous counter
ii) Synchronous "

COUNTER CIRCUIT



- 4 bit Asynchronous/Ripple up counter:



*All J and K inputs assumed to be 1.

$$\text{MOD number} = 2^N$$



MOD 16



COUNTER CIRCUIT

- 4 bit Asynchronous/ Ripple counter (down counter):


$$\text{MOD number} = 2^N$$



COUNTER CIRCUIT

- 4 bit Asynchronous/ Ripple up/down counter:

$M=0$, up counter, Q_0, Q_1, Q_2, Q_3
 $M=1$, Down counter: $\overline{Q_0}, \overline{Q_1}, \overline{Q_2}$



COUNTER CIRCUIT

- 3-bit synchronous counter:

Present			Next			J_2 K_2		J_1 K_1		J_0 K_0	
Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	0	0	0	1	X	0	1	X	1
1	0	0	1	0	1	X	0	X	0	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	1	0	1	X	1	X	0	1	X
1	1	1	1	1	0	X	1	X	0	X	1

$K_1 = 0$

Q_2	Q_1	Q_0	K_1
0	0	0	X
0	0	1	X
0	1	0	1
0	1	1	1
1	0	0	X
1	0	1	X
1	1	0	X
1	1	1	X

$J_2 = 1$

Q_2	Q_1	Q_0	J_2
0	0	0	X
0	0	1	X
0	1	0	1
0	1	1	1
1	0	0	X
1	0	1	X
1	1	0	X
1	1	1	X

$K_2 = 1$

Q_2	Q_1	Q_0	K_2
0	0	0	X
0	0	1	X
0	1	0	1
0	1	1	1
1	0	0	X
1	0	1	X
1	1	0	X
1	1	1	X

$J_0 = 1$


Q_2	Q_1	Q_0	J_0
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

$K_0 = 1$


Q_2	Q_1	Q_0	K_0
0	0	0	X
0	0	1	X
0	1	0	X
0	1	1	X
1	0	0	X
1	0	1	X
1	1	0	X
1	1	1	X

$J_1 = 0$

Q_2	Q_1	Q_0	J_1
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0





Transition at FF Output	PRESENT State Q_n	NEXT State Q_{n+1}	J	K
0 → 0	0	0	0	x
0 → 1	0	1	1	x
1 → 0	1	0	x	1
1 → 1	1	1	x	0




COUNTER CIRCUIT

- 3-bit synchronous counter:



Clock Pulse	Outputs			J-K Inputs						At the Next Clock Pulse		
	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0	FF2	FF1	FF0
Initially	0	0	0	0	0	0	0	1	1	NC*	NC	Toggle
1	0	0	1	0	0	1	1	1	1	NC	Toggle	Toggle
2	0	1	0	0	0	0	0	1	1	NC	NC	Toggle
3	0	1	1	1	1	1	1	1	1	Toggle	Toggle	Toggle
4	1	0	0	0	0	0	0	1	1	NC	NC	Toggle
5	1	0	1	0	0	1	1	1	1	NC	Toggle	Toggle
6	1	1	0	0	0	0	0	1	1	NC	NC	Toggle
7	1	1	1	1	1	1	1	1	1	Toggle	Toggle	Toggle
Counter recycles back to 000.												


Transition at FF Output	PRESENT State Q_n	NEXT State Q_{n+1}	J	K
$0 \rightarrow 0$	0	0	0	x
$0 \rightarrow 1$	0	1	1	x
$1 \rightarrow 0$	1	0	x	1
$1 \rightarrow 1$	1	1	x	0



J	K	CLK	Q
0	0	↑	Q_0 (no change)
1	0	↑	1
0	1	↑	0
1	1	↑	$\overline{Q_0}$ (toggles)

COUNTER CIRCUIT


- 4-bit synchronous counter:



- Synchronous decade counter:

- (MSB) D C B A (LSB)
1 0 1 0

1 1 0 0



COUNTER CIRCUIT

D C B A
1 1 1 0

- Synchronous MOD-14 counter:

