

# ADDER CIRCUIT

- Parallel adder/subtractor using 2's complement system:

1. Why does  $C_0$  have to be a 1 in order to use the adder circuit in Figure 6-13 as a subtractor?
2. Assume that  $[A] = 0011$  and  $[B] = 0010$  in Figure 6-14. If  $ADD = 1$  and  $SUB = 0$ , determine the logic levels at the OR gate outputs.
3. Repeat question 2 for  $ADD = 0$ ,  $SUB = 1$ .
4. True or false: When the adder/subtractor circuit is used for subtraction, the 2's complement of the subtrahend appears at the input of the adder.

$A = 0011 \rightarrow (3)$   
 $B = 0010 \rightarrow (2)$



Add=1, SUB=0, A+B

$\begin{array}{r} 0010 \\ + 0011 \\ \hline 0101 \end{array} \rightarrow (5)$

Add=0, SUB=1, B=0010

1's  $\rightarrow B = 1101$

$\begin{array}{r} 0011 \\ + 1101 \\ \hline 1000 \end{array}$



# ADDER CIRCUIT

- Parallel adder/subtractor using 2's complement system:

$M=0, Z=B \rightarrow \text{Addition}$

$M=1, Z=\bar{B} \rightarrow \text{1's complement}$

$A = 0011 \rightarrow (3)$

$B = 0010 \rightarrow (2) \quad 1's \rightarrow \bar{B} = 1101$





FIGURE 4.13

Four-bit adder-subtractor (with overflow detection)

# ADDER CIRCUIT

- ALU Operation:



**FIGURE 6-15** (a) Block symbol for 74LS382/74HC382 ALU chip; (b) function table showing how select inputs (S) determine what operation is to be performed on A and B inputs.

# ADDER CIRCUIT

- BCD Adder:

Table 4.5  
Derivation of BCD Adder

Count Binary Sum					BCD Sum					Decimal
$K$	$Z_8$	$Z_4$	$Z_2$	$Z_1$	C	$S_8$	$S_4$	$S_2$	$S_1$	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
1	0	0	0	0	1	0	0	0	0	10
1	0	0	0	1	1	0	0	0	1	11
1	0	0	1	0	1	0	0	1	0	12
1	0	0	1	1	1	0	0	1	1	13
1	0	1	0	0	1	0	1	0	0	14
1	0	1	0	1	1	0	1	0	1	15
1	0	1	1	0	1	0	1	1	0	16
1	0	1	1	1	1	0	1	1	1	17
1	1	0	0	0	1	1	0	0	0	18
1	1	0	0	1	1	1	0	0	1	19

$0 \rightarrow 0000$   
 $5 \rightarrow 0101$   
 $9 \rightarrow 1001$

$7 = 0111$   
 $+ 6 = 0110$   



---

 $13 = 0101$   
 $+ 0110$   


---


 $0001 \quad 0011$   
 $\downarrow 1 \quad \downarrow 3$

$0110$   
 $0000$



$$f = K + Z_8^* (Z_4 + Z_2)$$

$\downarrow$  (16-19)  
 $\downarrow$  (10-15)



# ADDER CIRCUIT

- BCD Adder:

Table 4.5  
Derivation of BCD Adder

Binary Sum					BCD Sum					Decimal
K	Z <sub>8</sub>	Z <sub>4</sub>	Z <sub>2</sub>	Z <sub>1</sub>	C	S <sub>8</sub>	S <sub>4</sub>	S <sub>2</sub>	S <sub>1</sub>	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19


$$f = K + Z_8^* (Z_4 + Z_2)$$

Handwritten annotations: (3) under K, (1) under Z<sub>8</sub>, 2 under (Z<sub>4</sub> + Z<sub>2</sub>)

$$\begin{array}{r} 0111 \\ 0110 \\ \hline 1001 \\ 0110 \\ \hline 10011 \\ \downarrow 3 \\ 1 \end{array}$$

$$\begin{array}{r} 0110 \\ 0010 \\ \hline 1000 \end{array}$$

FIGURE 4.14  
Block diagram of a BCD adder



# ADDER CIRCUIT

- Cascading BCD Adder:

$$\begin{array}{r}
 783 \rightarrow 0111 \ 1000 \ 0011 \rightarrow A \\
 + 119 \rightarrow 0001 \ 0001 \ 1001 \rightarrow B \\
 \hline
 902 \rightarrow \frac{1000}{8} \ \frac{1001}{9} \ \frac{1100}{\leftarrow} \\
 \hline
 1000 \ \frac{1010}{\leftarrow} \ 0010 \\
 \hline
 \leftarrow \frac{1001}{9} \ \frac{0000}{0} \ \frac{0010}{2}
 \end{array}$$

