


#### • SR Flip-flop:


A flip-flop is a storage element that can have its output state changed only on the edge of the controlling clock signal. If the state changes when the clock signal goes from 0 to 1, then the flip-flop is positive-edge triggered. If the state changes when the clock signal goes from 1 to 0, then the flip-flop is negative-edge triggered.




#### • Clocked JK Flip-flop:









J	K	CLK	Q
0	0	<b>↓</b>	Q <sub>0</sub> (no change)
1	0	$\downarrow$	1
0	1	$\downarrow$	0
1	1	$\downarrow$	Q <sub>0</sub> (toggles)




Clocked JK Flip-flop:







D Latch:




Clk	D	Q(t+1)
<b>→</b> 0	X	Q(t) (NC)
$\rightarrow 1$	0	0
7 1	1	1


En S R	Next state of $Q$
10 X X 1 0 0	No change No change
	Q = 0; reset state Q = 1; set state Indeterminate

P	S=P	R=D	Q.
0	0	1	Q=0
	١	0	0=1

• Clocked D Flip-flop:




	J	K	CLK	Q
	0	0	1	Q <sub>0</sub> (no change)
•	<del>-</del>	0	<b>1</b>	1
	<del>- )</del> 0	1	<b>↑</b>	0
	1	1	1	Q <sub>0</sub> (toggles)



P	J=D	KzD	Q
0	0		0
1	\	0	
		J	

**-0**>

• Clocked D Flip-flop:



Clocked D Latch:

