INSTRUCTOR'S RESOURCE MANUAL

to accompany

DIGITAL SYSTEMS Principles and Applications

12th Edition

by Ronald J. Tocci/Neal S. Widmer/Gregory L. Moss

Prepared by

Frank J. Ambrosio
Monroe Community College



Boston Columbus Indianapolis New York San Francisco Hoboken Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montreal Toronto Delhi Mexico City Sao Paulo Sydney Hong Kong Seoul Singapore Taipei Tokyo This work is protected by United States copyright laws and is provided solely for the use of instructors in teaching their courses and assessing student learning. Dissemination or sale of any part of this work (including on the World Wide Web) will destroy the integrity of the work and is not permitted. The work and materials from it should never be made available to students except by instructors using the accompanying text in their classes. All recipients of this work are expected to abide by these restrictions and to honor the intended pedagogical purposes and the needs of other instructors who rely on these materials.

Copyright © 2017, 2011 Pearson Education, Inc., Hoboken, New Jersey and Columbus, Ohio. All rights reserved. Manufactured in the United States of America. This publication is protected by Copyright, and permission should be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or likewise. To obtain permission(s) to use material from this work, please submit a written request to Pearson Education, Inc., Permissions Department, 221 River Street, Hoboken, New Jersey.

Many of the designations by manufacturers and seller to distinguish their products are claimed as trademarks. Where those designations appear in this book, and the publisher was aware of a trademark claim, the designations have been printed in initial caps or all caps.

10 9 8 7 6 5 4 3 2 1



ISBN-13: 978-0-13-510382-1 ISBN-10: 0-13-510382-7

TABLE OF CONTENTS

SOLUTIONS TO:

RONALD J. TOCCI/NEAL S. WIDMER/GREGORY L. MOSS

DIGITAL SYSTEMS: PRINCIPLES AND APPLICATIONS

12th EDITION


CHAPTER	1	Introductory Concepts	1
CHAPTER	2	Number Systems and Codes	3
CHAPTER	3	Describing Logic Circuits	12
CHAPTER	4	Combinational Logic Circuits	34
CHAPTER	5	Flip-Flops and Related Devices	59
CHAPTER	6	Digital Arithmetic: Operations and Circuits	87
CHAPTER	7	Counters and Registers	103
CHAPTER	8	Integrated-Circuit Logic Families	156
CHAPTER	9	MSI Logic Circuits	166
CHAPTER	10	Digital System Projects Using HDL	189
CHAPTER	11	Interfacing with the Analog World	208
CHAPTER	12	Memory Devices	217
CHAPTER	13	Programmable Logic Device Architectures	225

• • •


CHAPTER ONE - Introductory Concepts

- **1-1** HIGH
- **1-2** LOW
- **1-3** S1
- **1-4** S2
- 1-5 (a) DOOR OPEN
 - (b) DAY_TIME
 - (c) PASSENGER_SEATED
 - (d) OVERHEATED

1-6



1-7 T = 6ms; F = 1/6ms = 167Hz; DC = 4/6 = 66.7%



- **1-9** T = 7ms; F = 1/7ms = 143Hz; DC = 5/7 = 71.4%
- **1-10** (a) PERIODIC; $T = 4\mu s$; F = 250 KHz; DC = 1/4 = 25%
 - (b) APERIODIC
 - (c) APERIODIC
 - (d) PERIODIC; T = 6µs; F = 166.667 KHz; DC = 5.75/6 = 95.8%
- **1-11** (a), (e) are digital.
 - (b), (c), (d) are analog.

- 1-12 (a), (e) are analog
 - (b), (c), (d) are digital
- **1-13** (a) $11001_2 = 16 + 8 + 1 = 25_{10}$
 - (b) $1001.1001_2 = 8+1+0.5+0.0625 = 9.5625_{10}$
 - (c) $10011011001.10110_2 = 1024+128+64+16+8+1+0.5+0.125+0.0625 = 1241.6875_{10}$
- **1-14** (a) $10011_2 = 16+2+1 = 19_{10}$
 - (b) $1100.0101_2 = 8+4+0.25+0.0625 = 12.3125_{10}$
 - (c) $10011100100.10010_2 = 1252.5625_{10}$
- **1-15** 000₂, 001₂, 010₂, 011₂, 100₂, 101₂, 110₂, 111₂
- **1-17** $2^{N}-1 = 2^{10}-1 = 1023$
- **1-18** $2^{N}-1 = 2^{14}-1 = 16.383$
- **1-19** $2^8 = 256$ and $2^9 = 512$, therefore **9** bits are needed.
- **1-20** 2^{N} -1 = 63, therefore **6** bits are needed.
- 1-21 (a) Increasing time between samples decreases quality.
 - (b) Increasing the number of bits increases quality.
 - (c) Increasing the sample frequency increases quality.
- **1-22** (a) $2^{N}-1 = 15$; N = 4; Therefore, **4 lines** are required for parallel transmission.
 - (b) Only 1 line is required for serial transmission.

CHAPTER TWO - Number Systems and Codes

- **2-1** (a) $10110_2 = 16+4+2 = 22_{10}$ $10010101_2 = 128 + 16 + 4 + 1 = 149_{10}$ (b) $100100001001_2 = 2048 + 256 + 8 + 1 = 2313_{10}$ (c) $01101011_2 = 64+32+8+2+1 = 107_{10}$ (d) (e) 11111111₂ = 128+64+32+16+8+4+2+1 = **255**₁₀ $01101111_2 = 64+32+8+4+2+1 = 111_{10}$ (f) $1111010111_2 = 512+256+128+64+16+4+2+1 = 983_{10}$ (g) 11011111₂ = 128+64+16+8+4+2+1 = **223**₁₀ (h) $100110_2 = 32+4+2 = 38_{10}$ (i) 1101₂ = 8+4+1 = **13**₁₀ (j) 111011₂ = 32+16+8+2+1 = **59**₁₀ (k) (l) $1010101_2 = 64 + 16 + 4 + 1 = 85_{10}$ $37_{10} = 32 + 4 + 1 = 100101_2$ **2-2** (a) 13₁₀ = 8+4+1 = **1101**₂ (b) 189₁₀ = 128+32+16+8+4+1 = **10111101**₂ (c) $1000_{10} = 512 + 256 + 128 + 64 + 32 + 8 = 1111101000_2$ (d) 77₁₀ = 64+8+4+1 = **1001101**₂ (e) $390_{10} = 256 + 128 + 4 + 2 = 110000110_{2}$ (f) 205₁₀ = 128+64+8+4+1 = **11001101**₂ (g) 2133₁₀ = 2048+64+16+4+1 = **1000010101012** (h) 511₁₀ = 256+128+64+32+16+8+4+2+1 = **1111111111**₂ (i) 25₁₀ = 16+8+1 = **11001**₂ (j) (k) $52_{10} = 32 + 16 + 4 = 110100_2$ $47_{10} = 32 + 8 + 4 + 2 + 1 = 1011111_2$ (l) **2-3** $(2^{8}-1) = 255_{10}$; $(2^{16}-1) = 65,535_{10}$ **2-4** (a) $743_{16} = 7x16^2 + 4x16^1 + 3x16^0 = 1859_{10}$ (b) $36_{16} = 3x16^{1} + 6x16^{0} = 54_{10}$ (c) $37FD_{16} = 3x16^3 + 7x16^2 + 15x16^1 + 13x16^0 = 14333_{10}$ (d) $2000_{16} = 2x16^3 = 8192_{10}$ $165_{16} = 1 \times 16^2 + 6 \times 16^1 + 5 \times 16^0 = 357_{10}$ (e) $ABCD_{16} = 10x16^{3} + 11x16^{2} + 12x16^{1} + 13x16^{0} = 43981_{10}$ (f) $7FF_{16} = 7x16^2 + 15x16^1 + 15x16^0 = 2047_{10}$ (g)
 - $1204_{16} = 1x16^3 + 2x16^2 + 4x16^0 = 4612_{10}$ (h) $E71_{16} = 14x16^3 + 7x16^2 + 1x16^0 = 3697_{10}$
 - (i)
 - (j) $89_{16} = 8x16^2 + 9x16^0 = 137_{10}$
 - (k) $58_{16} = 5 \times 16^2 + 8 \times 16^0 = 88_{10}$
 - $72_{16} = 7x16^2 + 2x16^0 = 114_{10}$ (l)

2-gam system 2 months and 2-gam system 2 months and 2-gam system 2-gam

```
2-5
               59/16 = 3
                                            Remainder of 11 (B)}
      (a)
                3/16 = 0
                                            Remainder of 3 \} 59<sub>10</sub> = 3B<sub>16</sub>
                                            Remainder of 4 }
              372/16 = 23
      (b)
               23/16 = 1
                                            Remainder of 7 }
                                            Remainder of 1 \} 372<sub>10</sub> = 174<sub>16</sub>
                1/16 = 0
                                            Remainder of 7 }
              919/16
      (c)
                         = 57
               57/16
                         = 3
                                            Remainder of 9 }
                3/16
                         = 0
                                            Remainder of 3 } 919_{10} = 397_{16}
                                            Remainder of 0 }
             1024/16
                         = 64
      (d)
                64/16
                         = 4
                                            Remainder of 0 }
                 4/16
                         = 0
                                            Remainder of 4 } 1024_{10} = 400_{16}
                                            Remainder of 3 }
              771/16
                         = 48
      (e)
                         = 3
               48/16
                                            Remainder of 0 }
                3/16
                         = 0
                                            Remainder of 3 } 771_{10} = 303_{16}
                                            Remainder of 9 }
      (f)
             2313/16
                         = 144
               144/16
                         = 9
                                            Remainder of 0 }
                 9/16
                                            Remainder of 9 } 2313<sub>10</sub> = 909<sub>16</sub>
                         = 0
                                            Remainder of 0 }
      (g)
            65536/16
                         = 4096
             4096/16
                         = 256
                                            Remainder of 0 }
               256/16
                         = 16
                                            Remainder of 0 }
                16/16
                         = 1
                                            Remainder of 0 }
                 1/16
                         = 0
                                            Remainder of 1 } 65,536<sub>10</sub> = 10000_{16}
                                            Remainder of 15 (F)}
      (h)
              255/16
                         = 15
               15/16
                         = 0
                                            Remainder of 15 (F)} 255_{10} = FF_{16}
                                            Remainder of 13 (D)}
               29/16
      (i)
                         = 1
                                            Remainder of 1
                1/16
                         = 0
                                                                 39_{10} = 1D_{16}
                                            Remainder of 1 }
               33/16
                         = 2
      (j)
                2/16
                         = 0
                                            Remainder of 2 } 33_{10} = 21_{16}
                                            Remainder of 4 }
      (k)
              100/16
                         = 6
                6/16
                         = 0
                                            Remainder of 6 } 100_{10} = 64_{16}
                                            Remainder of 8 }
      (l)
              200/16
                         = 12
               12/16
                         = 0
                                            Remainder of 12 (C)} 200_{10} = C8_{16}
2-6
      (a) 743_{16} = 11101000011_2
      (b) 36_{16} = 110110_2
      (d) 2000_{16} = 100000000000000_2
      (e) 165_{16} = 101100101_2
```

```
(f) ABCD_{16} = 10101011111001101_2
```

- (g) $7FF_{16} = 0111111111111_2$
- (h) $1204_{16} = 1001000000100_2$
- (i) $E71_{16} = 111001110001_2$
- (j) $89_{16} = 10001001_2$
- (k) $58_{16} = 01011000_2$
- (l) $72_{16} = 01110010_2$
- **2-7** (a) $10110_2 = 16_{16}$
 - (b) 10010101₂=**95**₁₆
 - (c) $100100001001_2 = 909_{16}$
 - (d) $01101011_2 = 6B_{16}$
 - (e) 111111111₂=**FF**₁₆
 - (f) $01101111_2 = 6F_{16}$
 - (g) 11110101111₂=**3D7**₁₆
 - (h) 110111111₂=**DF**₁₆
 - (i) $100110_2 = 26_{16}$
 - (j) $1101_2 = D_{16}$
 - (k) $111011_2 = 3B_{16}$
 - (I) 1010101₂=**55₁₆**
- **2-8** 175₁₆, 176₁₆, 177₁₆, 178₁₆, 179₁₆, 17A₁₆, 17B₁₆, 17C₁₆, 17D₁₆, 17E₁₆, 17F₁₆, 180₁₆.

2-10 $16^{\text{N}} \ge 20,000$; Therefore, n=4; $16^{\text{4}} \ge 65,536$, this is greater than 40,000, so N=4.

2-11(a)
$$92_{16} = 9x16^1 + 2x16^0 = 146_{10}$$

(b)
$$1A6_{16} = 1x16^2 + 10x16^1 + 6x16^0 = 422_{10}$$

(c)
$$315A_{16} = 3x16^3 + 1x16^2 + 5x16^1 + 10x16^0 = 12634_{10}$$

(d)
$$A02D_{16} = 10x16^3 + 0x16^2 + 2x16^1 + 13x16^0 = 41005_{10}$$

(e)
$$000F_{16} = 0x16^3 + 0x16^2 + 0x16^1 + 15x16^0 = 15_{10}$$

(f)
$$55_{16} = 5x16^1 + 5x16^0 = 85_{10}$$

(g)
$$2C0_{16} = 2x16^2 + 12x16^1 + 0 = 704_{10}$$

(h)
$$7F_{16} = 7x16^1 + 15x16^0 = 127_{10}$$

(i)
$$19_{16} = 1 \times 16^1 + 9 \times 16^0 = 25_{10}$$

(j)
$$42_{16} = 4x16^1 + 2x16^0 = 66_{10}$$

(k)
$$CA_{16} = 12x16^1 + 10x16^0 = 202_{10}$$

(I)
$$F1_{16} = 15x16^1 + 1x16^0 = 241_{10}$$

2-12	(a)	75/16 4/16	= 4 = 0	Remainder of 11 [B] Remainder of 4	} } 75 ₁₀ = 4B₁₆
	(b)	314/16 19/16 1/16	= 19 = 1 = 0	Remainder of 10 [A] Remainder of 3 Remainder of 1	} } } 314 ₁₀ = 13A₁₆
	(c)	2048/16 128/16 8/16	= 128 = 8 = 0	Remainder of 0 Remainder of 0 Remainder of 8	} } } 2048 ₁₀ = 800₁₆
	(d)	24/16 1/16	= 1 = 0	Remainder of 8 Remainder of 1	} 24 ₁₀ = 18₁₆
	(e)	7245/16 452/16 28/16 1/16	= 452 = 28 = 1 = 0	Remainder of 13 [D] Remainder of 4 Remainder of 12 [C] Remainder of 1	} } } } 7245 ₁₀ = 1C4D₁₆
	(f)	498/16 31/16 1/16	= 31 = 1 = 0	Remainder of 2 Remainder of 15 [F] Remainder of 1	} } } 498 ₁₀ = 1F2₁₆
	(g)	25619/16 1601/16 100/16 6/16	= 1601 = 100 = 6 = 0	Remainder of 3 Remainder of 1 Remainder of 4 Remainder of 6	} } } } 25619 ₁₀ = 6413₁₆
	(h)	4095/16 255/16 15/16	= 255 = 15 = 0	Remainder of 15 [F] Remainder of 15 [F] Remainder of 15 [F]	} } } 4095 ₁₀ = FFF₁₆
	(i)	95/16 5/16	= 5 = 0	Remainder of 15 [F] Remainder of 5	} } 95 ₁₀ = 5F₁₆
	(j)	89/16 5/16	= 5 = 0	Remainder of 9 Remainder of 5	} } 89 ₁₀ = 59₁₆
	(k)	128/16 8/16	= 8 = 0	Remainder of 0 Remainder of 8	} } 128 ₁₀ = 80₁₆
	(I)	256/16 16/16 1/16	= 16 = 1 = 0	Remainder of 0 Remainder of 0 Remainder of 1	} } } 256 ₁₀ = 100₁₆

- **2-13** (a) 9, (b) D, (c) 8, (d) 0, (e) F, (f) 2, (g) A, (h) 9, (l) B, (j) C, (k) 3, (l) 4, (m) 1, (n) 5, (o) 7, (p) 6
- **2-14** (a) 0110, (b) 0111, (c) 0101, (d) 0001, (e) 0100, (f) 0011, (g) 1100, (h) 1011, (l) 1001, (j) 1010 (k) 0010, (l) 1111, (m) 0000, (n) 1000, (o) 1101, (p) 1001.
- **2-15** FFF₁₆= **4096**₁₀

```
2-16 (a) 92<sub>16</sub>=10010010<sub>2</sub>
```

- (b) 1A6₁₆=*000110100110*₂
- (c) 37FD₁₆=00110111111111101₂
- (d) ABCD₁₆=10101011111001101₂
- (e) $000F_{16}=1111_2$
- (f) $55_{16} = 01010101_2$
- (g) 2C0₁₆=001011000000₂
- (h) 7FF₁₆=01111111111₂
- (i) 19₁₆=**11001**₂
- (j) 42₁₆=1000010₂
- (k) CA₁₆=11001010₂
- (I) F1₁₆=11110001₂
- **2-17** 280₁₆, 281₁₆, 282₁₆,..... 288₁₆, 289₁₆, 28A₁₆, 28B₁₆, 28C₁₆, 28D₁₆, 28E₁₆, 28F₁₆, 290₁₆, 291₁₆,..... 298₁₆, 299₁₆, 29A₁₆, 29B₁₆, 29C₁₆, 29D₁₆, 29E₁₆, 29F₁₆, 2AO₁₆.
- **2-18** With four hex digits we can represent a decimal number up to: FFFF₁₆ = $(16^4-1) = 65,535_{10}$ With five hex digits we can represent a decimal number up to: FFFFF₁₆ = $(16^5-1) = 1,048,575_{10}$ Therefore, we need *five* hex digits to represent decimal numbers up to 1 million. With six hex digits we can represent a decimal number up to: FFFFFF₁₆ = $(16^6-1) = 16,777,215_{10}$ Therefore, we need **six** hex digits to represent decimal numbers up to 4 million.
- **2-19** (a) 47₁₀=01000111_{BCD}
 - (b) 962₁₀=100101100010_{BCD}
 - (c) 187₁₀=000110000111_{BCD}
 - (d) 6727₁₀=**0110011100100111_{BCD}**
 - (e) 13₁₀=00010011_{BCD}
 - (f) 529₁₀=010100101001_{BCD}
 - (g) $89,627_{10} = 10001001011000100111_{BCD}$
 - (h) 1024₁₀=0001000000100100_{BCD}
 - (i) $72_{10} = 01110010_{BCD}$
 - (j) $38_{10} = 00111000_{BCD}$
 - (k) 61₁₀=01100001_{BCD}
 - (I) $90_{10} = 10010000_{BCD}$
- **2-20** (a) (2^N-1)=999. Therefore, N=10. Hence, it requires **10 bits** for straight binary.
 - (b) 999₁₀ requires 12 bits for BCD (4 bits per digit).
- **2-21** (a) 1001 0111 0101 0010_{BCD} = **9752**₁₀
 - (b) 0001 1000 0100_{BCD} = 184_{10}
 - (c) $0110\ 1001\ 0101_{BCD} = 695_{10}$
 - (d) 0111 0111 0111 0101_{BCD} = **7775**₁₀
 - (e) 0100 1001 0010_{BCD} = **492**₁₀
 - (f) 0101 0101 0101_{BCD} = **555**₁₀
 - (g) 0001 0111_{BCD} = 17_{10}
 - (h) 0001 0110_{BCD} = 16_{10}

- (i) $0111\ 0101_{BCD} = 75_{10}$
- 2-22 (a) 1 byte = 8 bits. Thus, 8 bytes = **64 bits**
 - (b) 4 bytes = 32 bits. A hex digit requires four bits to be represented. Thus, the largest hex number that can be represented in four bytes is FFFFFFF16.
 - (c) The largest BCD-encoded decimal value that can be represented in three bytes is 999,999.
- 2-23 (a) 0101
 - (b) 4 nibbles
 - (c) 3 bytes

2-24	x = 3*y	Hex	Bin	With odd-parity
	x>	78 = 11°	1 1000	1 111 1000 = F8
	space>	20 = 010	0000	0 010 0000 = 20
	=>	3D = 01	1 1101	0 011 1101 = 3D
	space>	20 = 010	0000	0 010 0000 = 20
	3>	3 = 01	1 0011	1 011 0011 = B3
	*>	2A = 010	0 1010	0 010 1010 = 2A
	V>	79 = 11	1 1001	0 111 1001 = 79

11111000 00100000 00111101 00100000 10110011 00101010 01111001

space space 3

2-25	x = 3*y	Hex Bin	With even-parity
	x>	78 = 111 1000	0 111 1000 = 78
	space>	20 = 010 0000	1 010 0000 = A0
	=>	3D = 011 1101	1 011 1101 = BD
	space>	20 = 010 0000	1 010 0000 = A0
	3>	3 = 011 0011	0 011 0011 = 33
	*>	2A = 010 1010	1 010 1010 = AA
	y>	79 = 111 1001	1 111 1001 = F9

=

01111000 10100000 10111101 10100000 00110011 10101010 11111001 space space

- **2-26** (a) 42=B; 45=E; 4E=N; 20=blank; 53=S; 4D=M; 49=I; 54=T; 48=H. Thus, the name of the person is **BEN SMITH**.
 - (b) 4A=J; 6F=o; 65=e; 20=blank; 47=G; 72=r, 65=e; 65=e; 6E=n. Thus, the name of the person is Joe Green.

3

- 2-27 (a) $74_{10} = 01110100_{BCD}$ } <u>1</u>01110100
 - (b) $38_{10} = 00111000_{BCD}$ **0**00111000
 - (c) $8884_{10} = 1000100010000100_{BCD}$ <u>1</u>100010001000100
 - (d) $275_{10} = 001001110101_{BCD}$ } **0**001001110101
 - (e) $165_{10} = 000101100101_{BCD}$ } **0**000101100101
 - (f) $9201_{10} = 100100100000001_{BCD}$ $\frac{1}{2}1001001000000001$
 - (g) $11_{10} = 00010001_{BCD}$ } <u>1</u>00010001
 - (h) $51_{10} = 01010001_{BCD}$ **0**01010001

2-28 (a) 1001 0101 1000 **0** { parity bit

9 5 8

Since the number of 1s is 5, there is no single-bit error.

(b) 0100 0111 0110 **0**

4 7 6

Since there are six 1s there is a single error.

(c) 0111 1100 0001 <u>1</u> 7 12 1

There are seven 1s. However, the second BCD code group has an error since *1100* is an illegal BCD code. Thus, there must be a *double* error because there are an odd number of 1s.

(d) 1000 0110 0010 <u>1</u>

8 6 2

There are five 1s. Thus, *no single-bit* errors.

2-29 01001000 } O.K

11000101 } O.K

11001100 } O.K

11001000 } There is a single error.

11001100 } Error can't be detected by the receiver.

2-30 (a)10110001001₂

- (b) 11111111₂
- (c) 209_{10}
- (d) 59,943₁₀
- (e) 9C1₁₆
- (f) 010100010001_{BCD}
- (g) 565₁₀
- (h) 10DC₁₆
- (i) 1961₁₀
- (j) 15,900₁₀
- (k) 640₁₆
- (I) 952B₁₆
- (m) 100001100101_{BCD}
- (n) 947₁₀
- (o) 10001100101₂
- (p) 101100110100₂
- (q) Convert to decimal, then to binary to obtain 10010102
- (r) Convert to decimal, then to BCD to obtain 01011000_{BCD}

2-31 (a) 100101₂

- (b) 00110111_{BCD}
- $(c) 25_{16}$
- (d) 01100110110111_{ASCII}


- **2-32** (a) Hex
 - (b) Two
 - (c) digit
 - (d) Gray code
 - (e) parity bit/errors
 - (f) ASCII
 - (g) Hex
 - (h) Byte
- 2-33 (a) 1000₂
 - (b) 010100₂
 - (c) 1100₂
 - (d) 10000₂
- **2-34** (a) 1011₂
 - (b) 100111₂
 - (c) 1101₂
 - (d) 10001111₂
- 2-35 (a) 777A₁₆
 - (b) 999A₁₆
 - (c) 1000₁₆
 - (d) 2001₁₆
 - (e) A00₁₆

 - (f) 100B₁₆
 - (g) 10₁₆
 - (h) FF₁₆
- 2-36 (a) 7778₁₆
 - (b) 9998₁₆
 - (c) 0FFE₁₆
 - (d) 1FFF₁₆
 - (e) 9FE₁₆
 - (f) 1009₁₆
 - (g) E_{16}
 - (h) FD₁₆
- (a) A 20-bit address will allow 1,048,576 (2 20) different memory locations to exist.
 - (b) Since a hex digit requires 4 bits to represent, it will take 5 hex digits to represent the 20-bit address of a memory location.
 - (c) 000FF₁₆
 - (c) $0000_{16} 07FF_{16}$
- (a) 2^6 =64 different voltage values; 2^8 =256 different voltage values; 2^{10} =1,024 different voltage values.
 - (b) In 1s there are about 44,000 samples of 10-bits each recorded on the CD surface. Thus, there are about 440,000 bits recorded on the CD disk during 1s of sampling.

- (c) There are about 440,000 bits recorded on the CD disk in 1 second of audio. Therefore, 5 billion bits of audio stored on the CD disk will be equivalent to approximately 11,363.63 seconds $(5x10^9/440,000)$.
- **2-39** 254=2^X. Therefore x=7.98, or about 8-bits.
- 2-40 Mega = 2²⁰ =1,048,576 3 Bytes/pixel (1 byte per primary color) (3 Bytes/pixel) x 3 x 1,048,576 = 9,437,184 Bytes/photo Memory card capacity = 128 x 1,048,576 = 134,217,728 Bytes/card Thus, (134,217,728 Bytes/card) / (9,437,184 Bytes/photo) = 14.2 photos/card or 14 Pictures.
- **2-41** See Table 2-3 in text.


CHAPTER THREE - Describing Logic Circuits

3-1 (a)




(c) With A=1, X will always be 1 since the OR gate output is 1 whenever <u>any</u> input is a 1.

- **3-2** If the OR gate should have a LOW on the output, then it should have all LOWs on the inputs. Therefore, the input that is HIGH is incorrect.
- **3-3** (a) Here's one case that refutes this statement.




(b) Here's one case that refutes this statement.




- **3-4** There are 2⁵=32 different input conditions. Only one of these (the 00000 condition) produces a LOW output.
- **3-5** If the AND gate should have a HIGH on the output, then it should have all HIGHs on the inputs. Therefore, the input that is LOW is incorrect.

3-6 (a)



(b) X = constant LOW.

(c)



- **3-7** Change the OR gate to an AND gate.
- **3-8** OUT is always LOW since one or more inputs is always LOW.
- **3-9** A logic HIGH and a logic LOW applied to the inputs of the unknown 2-input gate would tell us what type of gate it is. If the resulting output logic level is HIGH, then the gate is an OR gate. If the resulting output logic level is LOW, then the gate is an AND gate.
- **3-10** True. The output of any AND gate will be HIGH only when all of its inputs are HIGH.

3-11 (a)


A

(b)


B

B

3-12 (a)



(b)



3-13

-	- D		n	T 4	(A T)	(4 D) C	(() D) ((1)	D I/A D) CII	ED : ((4 : D) C) !IE
E	D	C	В	\boldsymbol{A}	(A+B)				[D+((A+B)C)']E
0	0	0	0	0	0	0	1	1	0
0	0	0	0	1	1	0	1	1	0
0	0	0	1	0	1	0	1	1	0
0	0	0	1	1	1	0	1	1	0
0	0	1	0	0	0	0	1	1	0
0	0	1	0	1	1	1	0	0	0
0	0	1	1	0	1	1	0	0	0
0	0	1	1	1	1	1	0	0	0
0	1	0	0	0	0	0	1	1	0
0	1	0	0	1	1	0	1	1	0
0	1	0	1	0	1	0	1	1	0
0	1	0	1	1	1	0	1	1	0
0	1	1	0	0	0	0	1	1	0
0	1	1	0	1	1	1	0	1	0
0	1	1	1	0	1	1	0	1	0
0	1	1	1	1	1	1	0	1	0
1	0	0	0	0	0	0	1	1	1
1	0	0	0	1	1	0	1	1	1
1	0	0	1	0	1	0	1	1	1
1	0	0	1	1	1	0	1	1	1
1	0	1	0	0	0	0	1	1	1
1	0	1	0	1	1	1	0	0	0
1	0	1	1	0	1	1	0	0	0
1	0	1	1	1	1	1	0	0	0
1	1	0	0	0	0	0	1	1	1
1	1	0	0	1	1	0	1	1	1
1	1	0	1	0	1	0	1	1	1
1	1	0	1	1	1	0	1	1	1
1	1	1	0	0	0	0	1	1	1
1	1	1	0	1	1	1	0	1	1
1	1	1	1	0	1	1	0	1	1
1	1	1	1	1	1	1	0	1	1


E	D	$\boldsymbol{\mathcal{C}}$	В	\boldsymbol{A}	AB	(AB)+C	[(AB)+C]	D[(AB)+C]	D[(AB)+C]'+E
0	0	0	0	0	0	0	1	0	0
0	0	0	0	1	0	0	1	0	0
0	0	0	1	0	0	0	1	0	0
0	0	0	1	1	1	1	0	0	0
0	0	1	0	0	0	1	0	0	0
0	0	1	0	1	0	1	0	0	0
0	0	1	1	0	0	1	0	0	0
0	0	1	1	1	1	1	0	0	0
0	1	0	0	0	0	0	1	1	1
0	1	0	0	1	0	0	1	1	1
0	1	0	1	0	0	0	1	1	1
0	1	0	1	1	1	1	0	0	0
0	1	1	0	0	0	1	0	0	0
0	1	1	0	1	0	1	0	0	0
0	1	1	1	0	0	1	0	0	0
0	1	1	1	1	1	1	0	0	0


15


E	D	\boldsymbol{C}	В	\boldsymbol{A}	AB	(AB)+C	[(AB)+C]	D[(AB)+C]	D[(AB)+C]'+E
1	0	0	0	0	0	0	1	0	1
1	0	0	0	1	0	0	1	0	1
1	0	0	1	0	0	0	1	0	1
1	0	0	1	1	1	1	0	0	1
1	0	1	0	0	0	1	0	0	1
1	0	1	0	1	0	1	0	0	1
1	0	1	1	0	0	1	0	0	1
1	0	1	1	1	1	1	0	0	1
1	1	0	0	0	0	0	1	1	1
1	1	0	0	1	0	0	1	1	1
1	1	0	1	0	0	0	1	1	1
1	1	0	1	1	1	1	0	0	1
1	1	1	0	0	0	1	0	0	1
1	1	1	0	1	0	1	0	0	1
1	1	1	1	0	0	1	0	0	1
1	1	1	1	1	1	1	0	0	1


\boldsymbol{A}	В	C	D	<i>A'BC</i>	A+ D	(A+D)'	(A+D)'(A'BC)
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	0	1	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	1	0
0	1	0	1	0	1	0	0
0	1	1	0	1	0	1	1
0	1	1	1	1	1	0	0
1	0	0	0	0	1	0	0
1	0	0	1	0	1	0	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	0	0
1	1	0	0	0	1	0	0
1	1	0	1	0	1	0	0
1	1	1	0	0	1	0	0
1	1	1	1	0	1	0	0


3-16 (a)























(h)
$$h = \overline{\overline{AB} + \overline{CD}}$$




3-17 (a) OUT = 1 only when <u>all</u> inputs are = 0.




(b) With C = 0




- (c) With C = 1, OUT = 0 at all times.
- **3-18** (a) OUT = 0 only when \underline{all} inputs are = 1.



- **(b)** With C = 0, OUT = 1 at all times.
- (c) With C = 1






3-20


\boldsymbol{A}	В	C	D	X
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

3-21 (a)




2 guil Sjourne 1 martin 12 guil Sjourne 1 martin proc unu Approcure 12 cunton





(c)



3-22 Proving theorem 15a: $X + \overline{X}Y = X + Y$

Proving theorem 15b: $\overline{X} + XY = \overline{X} + Y$

(a)
$$A + 1 = 1$$
 (b) $A \cdot A = A$ (c) $B \cdot \overline{B} = 0$ (d) $C + C = C$ (e) $X \cdot 0 = 0$ (f) $D \cdot 1 = D$

(g)
$$D + 0 = D$$
 (h) $C + \overline{C} = 1$ (i) $G + GF = G$ (j) $Y + \overline{W}Y = Y$

(a)
$$X = (M + N)(\overline{M} + P)(\overline{N} + \overline{P})$$

$$X = (M\overline{M} + MP + N\overline{M} + NP)(\overline{N} + \overline{P})$$

$$X = (M\overline{M}N + M\overline{M}P + MP\overline{N} + MP\overline{P} + N\overline{M}N + N\overline{M}P + NP\overline{N} + NP\overline{P})$$

$$X = (0 + 0 + MP\overline{N} + 0 + 0 + N\overline{M}P + 0 + 0)$$

$$X = MP\overline{N} + N\overline{M}P$$
(b)
$$Z = \overline{ABC} + AB\overline{C} + B\overline{C}D$$

$$Z = B\overline{C}(\overline{A} + A + D)$$

$$Z = B\overline{C}(1 + D)$$

$$Z = B\overline{C}$$

$$\overline{A+B}=\overline{A}\cdot\overline{B}$$

A=0 {
$$\overline{0 \cdot 1} = \overline{0} + \overline{1} = 1$$
 A=1 { $\overline{1 \cdot 0} = \overline{1} + \overline{0} = 1$ B=0 {

(a)
$$\overrightarrow{ABC} = \overrightarrow{A} + \overrightarrow{B} + \overrightarrow{C} = A + \overrightarrow{B} + C$$

(b)
$$\overline{A + BC} = \overline{A}(B + \overline{C}) = A(B + \overline{C})$$

(c)
$$\overline{ABCD} = \overline{AB} + \overline{CD} = \overline{A} + \overline{B} + \overline{CD}$$

(d)
$$\overline{A} + \overline{B} = \overline{A} = \overline{A}B$$

(e)
$$\overline{AB} = \overline{A} + \overline{B} = A + B$$

(f)
$$\overline{A} + \overline{C} + \overline{D} = \overline{ACD} = \overline{ACD}$$


(g)
$$\overline{A(B+C)D} = \overline{A} + \overline{(B+C)} + \overline{D} = \overline{A} + B + \overline{C} + \overline{D}$$

(h)
$$\overline{(M+\overline{N})(\overline{M}+N)} = \overline{M}N + M\overline{N}$$


(i)
$$\overline{ABCD} = \overline{ABC} + \overline{D} = (\overline{A} + \overline{B})C + \overline{D}$$

$$X = \overline{\overline{(A+B)}\overline{BC}} = \overline{\overline{A+B}} + \overline{\overline{BC}} = A+B+B+\overline{C} = A+B+\overline{C}$$


3-28 Change each inverter to:




Change each AND to:




Change each OR to:





By canceling double INVERTERS, the result is: $X = \overline{A} \, \overline{B} \, \overline{C} + A \, \overline{B} \, \overline{C} + \overline{A} \, \overline{B} \, D$




3-29 X=ABC







3-32 (a) The warning light W will be activated, when temperature (T) is >200°F and either the pressure (P) is >220 p.s.i., or the speed (R) is < 4800 r.p.m. In conclusion, W=1 when T=1 and either P=1 or R=0.




3-33 (a) The trunk is opened if the key fob trunk button is pressed, assuming the engine is not running, *OR*,

The trunk lid button is pressed while the car is not locked and the engine is not running, OR,

The trunk lid button is pressed while the car is not locked, while the engine is running only if the parking brake is activated.

(b)
$$TRUNCK_UNLOCK = FOB \& \overline{MOTOR_ON}$$
 $\#LID \& \overline{MOTOR_ON} \& \overline{LOCKED}$ $\#LID \& MOTOR_ON \& \overline{LOCKED} \& PBRAKE$



3-34 (a) $CRANK = I\overline{M} + RL\overline{M}$

(b)

')				
I	M	R	L	CRANK
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

(c) !\&!M&R&L # \I&!M&!R&!L # \I&!M&!R&L # \I&!M&R&!L # \I&!M&R&L

(d)
$$= \overline{IMRL} + \overline{IMRL} + \overline{IMRL} + \overline{IMRL} + \overline{IMRL}$$

$$=\overline{IM}RL+I\overline{M}(\overline{R}\overline{L}+\overline{R}L+R\overline{L}+RL)$$

$$= \overline{IM}RL + I\overline{M}(\overline{R} + R)$$


$$= \overline{IM}RL + I\overline{M}(1)$$

$$= \overline{M}(\overline{I}RL + I)$$

$$= \overline{M}(RL + I)$$

$$= \overline{M}RL + \overline{M}I$$

(e)





3-35


(a) NOR gate

(b) AND gate


(c) NAND gate








3-37 (a)




(b)

	\boldsymbol{A}	В	C	X
	A 0	<i>B</i> 0	<i>C</i> 0	<i>X 1</i>
	0	0	1	0
ĺ	0 0 0	1	0	1
ĺ	0	1	1	1
ĺ	1 1	0	0	1
ĺ	1		1	1
	1	1	0	1
	1	1	1	1

3-38 (a) Z is HIGH only when A=B=0 and C=D=1. (b)



Z will be LOW when A or B is HIGH, or when C or D is LOW.



3-40 X will go HIGH when E=1, or D=0, or C=B=0, or when B=1 and A=0.

3-41 (a) X is asserted (active) HIGH.


(b) Z is asserted (active) LOW.

E	D	C	В	\boldsymbol{A}	X
0	0	0	0		1
0	0	0 0 0	0 0 1	1 0	1 1 1
0	0	0	1		
0	0	0	1	1	1
0	0	0 1 1 1	0	0 1	1 1 1
0	0	1	0	1	1
0	0	1	1	0 1	1
0	0	1	1	1	1
0	1	0	0	0	1
0	1	0	0	1	1
0	0 1 1 1	0	1	0	1 1 1 1
0 0 0 0 0	1	0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1	0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 0 0 0 1 1 1 0 0 0 0 1	0 1 0 1 0	0 0 0 1
0	1 1	1	0	0	0
0	1	1	0	1	0
0	1	1	1	0 1	1
0 1 1 1 1	1	1	1	1	1 1 1
1	0	0	0	0	1
1	0	0	0	0 1	1
1	0	0	1	0 1	1
1	0	0	1	1	1
1	0	1	0	0 1	1
1 1 1	0	1	0	1	1 1 1 1
1	0	1	1	0 1	1
1	0	1	1	1	1
1 1 1 1	1 0 0 0 0 0 0 0 0 0 1 1	0 0 0	0	0 1 0	1 1 1
1	1	0	0	1	1
1	1	0	1	0	1
1	1	0	1	1	1
1	1	1	0	0 1	1 1
1	1	1	0	1	1
1 1 1 1	1	1 1 1 1	0 0 1 1	<i>0 1</i>	1
1	1	1	1	1	1

3-43 $\overline{\text{LIGHT}}$ = LOW when A=B=1, or when A=B=0.

В	\boldsymbol{A}	LIGHT
0	0	0
0	1	1
1	0	1
1	1	0

3-44



(c) $t_w = 92 ns$

3-45

- (a) FALSE (b) TRUE (c) FALSE (d) TRUE (e) FALSE
- (f) FALSE (g) TRUE (h) FALSE (I) TRUE (j) TRUE

3-46

Digital INPUTS

B
C
D
E
F
G
H

LOGIC
CIRCUITS

A
XA
D
D

Programmable Connections Matrix

H E


```
AHDL
    SUBDESIGN prob3_45
                               a,b,c
                                                :INPUT;
                                                                           --define inputs to block
                               x1,y,z
                                                :OUTPUT;
                                                                           --define block output
    )
                               BEGIN
                              x1 = a # b;
                              y = !(a \& b);
                               z = a # b # c;
                               END;
    VHDL
    ENTITY prob3_45 IS
                               PORT (a, b, c
                                                         :IN bit;
                                                                           --define inputs to block
                                                         :OUT bit);
                                                                           --define block output
                                       x, y, z
    END prob3_45;
    ARCHITECTURE ckt OF prob3_45 IS
                               BEGIN
                                       x < = a OR b;
                                                                           -- logic descriptions
                                       y <= NOT(a AND b);
                                       z \le a OR b OR c;
                               END ckt:
(a) AHDL
    SUBDESIGN prob3_46
    (
             rd, rom_a, rom_b, ram
                                                :INPUT;
                                                                  --define inputs to block
                                                                  --define block output
             mem
                                                :OUTPUT;
    )
             BEGIN
                      mem = !rd & ((!rom_a # !rom_b) # !ram);
             END;
  (a) VHDL
    ENTITY prob3_46 IS
             PORT (rd, rom_a, rom_b, ram
                                                :IN bit;
                                                                  --define inputs to block
                                                :OUT bit);
                                                                  --define block output
                      mem
    END prob3_46;
    ARCHITECTURE ckt OF prob3_46 IS
             BEGIN
                      mem <= (NOT rd) AND ((NOT rom_a) OR (NOT rom_b) OR (NOT ram));
             END ckt;
```

(b) AHDL


(b) VHDL

```
ENTITY prob3_46 IS PORT (rd, rom_a, rom_b, ram :IN bit; --define inputs to block mem :OUT bit); --define block output END prob3_46; --define inputs to block output END prob3_46; --define block output END p
```

3-49




3-50



mem = x AND y;

END ckt;



• • • •

CHAPTER FOUR - Combinational Logic Circuits

4-1

(a)
$$x = ABC + \overline{AC} = C(AB + \overline{A}) = C(\overline{A} + B)$$

(b) $y = (Q + R)(\overline{Q} + \overline{R}) = Q\overline{Q} + Q\overline{R} + R\overline{Q} + R\overline{R} = Q\overline{R} + R\overline{Q}$
(c) $w = ABC + A\overline{BC} + \overline{A} = AC(B + \overline{B}) + \overline{A} = AC + \overline{A} = \overline{A} + C$
(d) $q = \overline{RST}(\overline{R} + S + \overline{T})$
 $q = (\overline{R} + \overline{S} + \overline{T})(\overline{RST})$
 $q = \overline{RST} + \overline{SRST} + \overline{TRST}$
 $q = \overline{RST} + \overline{RST} + \overline{RST}$
 $q = \overline{RST}$

(e)
$$x = \overline{A} \overline{B} \overline{C} + \overline{A} B C + A B C + A \overline{B} \overline{C} + A \overline{B} C$$
$$x = \overline{A} \overline{B} \overline{C} + B C (A + \overline{A}) + A \overline{B} (C + \overline{C})$$
$$x = \overline{A} \overline{B} \overline{C} + B C + A \overline{B}$$
$$x = B C + \overline{B} (\overline{A} \overline{C} + A) = B C + \overline{B} (A + \overline{C})$$

One possibility:

(f)
$$z = (B + \overline{C})(\overline{B} + C) + \overline{\overline{A} + B + \overline{C}}$$

$$z = B\overline{B} + BC + \overline{B}\overline{C} + C\overline{C} + \overline{A}\overline{B}\overline{C}$$

$$z = BC + \overline{B}\overline{C} + A\overline{B}C$$

$$z = BC + \overline{B}(\overline{C} + AC)$$

$$z = BC + \overline{B}(\overline{C} + A)$$

$$z = BC + \overline{B}\overline{C} + A\overline{B}$$

(g)
$$y = \overline{(C+D)} + \overline{A}C\overline{D} + A\overline{B}C + \overline{A}\overline{B}CD + AC\overline{D}$$

$$y = \overline{C}\overline{D} + \overline{A}C\overline{D} + A\overline{B}C + \overline{A}\overline{B}CD + AC\overline{D}$$

$$y = \overline{C}\overline{D} + C\overline{D}(\overline{A} + A) + A\overline{B}C + \overline{A}\overline{B}CD$$

$$y = \overline{C}\overline{D} + C\overline{D} + A\overline{B}C + \overline{A}\overline{B}CD$$

$$y = \overline{D}(\overline{C} + C) + A\overline{B}C + \overline{A}\overline{B}CD$$

$$y = \overline{D} + A\overline{B}C + \overline{A}\overline{B}CD$$


$$y = \overline{D} + A\overline{B}C + \overline{A}\overline{B}CD$$

$$y = \overline{D} + A\overline{B}C + \overline{A}\overline{B}CD$$

(h)
$$x = AB(\overline{CD}) + \overline{A}BD + \overline{B}\overline{C}\overline{D}$$

$$x = AB(C + \overline{D}) + \overline{A}BD + \overline{B}\overline{C}\overline{D}$$

$$x = ABC + AB\overline{D} + \overline{A}BD + \overline{B}\overline{C}\overline{D}$$



4-3

$$X = (M + N + Q) + (M + \overline{N} + Q) + (\overline{M} + N + Q)$$

$$X = (M + N + Q)(M + \overline{N} + Q)(\overline{M} + N + Q)$$

$$X = (MM + M\overline{N} + MQ + NM + N\overline{N} + NQ + QM + Q\overline{N} + QQ)(\overline{M} + N + Q)$$

$$X = (M + M\overline{N} + MQ + NM + NQ + QM + Q\overline{N} + Q)(\overline{M} + N + Q)$$

$$X = (M + Q)(\overline{M} + N + Q)$$

$$X = M\overline{M} + MN + MQ + \overline{M}Q + QN + QQ$$

$$X = MN + Q$$

4-4 Use \overline{X} since this would give only three terms.

$$\overline{X} = \overline{A} \overline{B} C + A \overline{B} C + A B \overline{C}$$


$$\overline{X} = \overline{B}C + AB\overline{C}$$

$$A$$

$$C$$

$$\overline{X} = \overline{A} \overline{B} C + A B \overline{C}$$

Alternate solution using S-of-P expression for X would be: $X = \overline{A}B + \overline{B}\overline{C} + BC$



By adding the term \overline{ABC} three times and then factoring, the following is obtained:

$$X = \overline{AB}(C + \overline{C}) + \overline{AC}(B + \overline{B}) + \overline{BC}(A + \overline{A})$$
$$X = \overline{AB} + \overline{AC} + \overline{BC}$$

4-6 Make the following assumptions:

A - It's 5:00 or later; B - All machines are shut down; C - It's Friday


D - Production run for the day is complete

Output Y assumes all variables that are not mentioned in the conditions of the story problem must be zero to blow the horn. Output X assumes that all variables that are not mentioned in the conditions of the story problem can be either 1 or 0 in order to blow the horn.


D	С	В	\boldsymbol{A}	X	Y
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	1	0	0
0	1	1	0	0	0
0	1	1	1	1	0
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	1	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	1	1
1	1	1	1	1	0

$$X = ABCD + ABCD + ABCD + ABCD + ABCD$$

 $X = AB + BCD$



$$Y = AB\overline{C}\overline{D} + \overline{A}BCD$$



4-7

<i>A3</i>	A2	<i>A1</i>	A0	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


By inspection, X will be 1 whenever A3=0, A2=1; or when A3=A2=0, while A1=A0=1. Thus, we can write:

$$X = \overline{A3} A2 + \overline{A3} \overline{A2} A1 A0$$


$$X = \overline{A3}(A2 + \overline{A2} A1 A0)$$

$$X = \overline{A3}(A2 + A1 A0)$$


The same result can be obtained by writing the S-of-P expression and then simplifying it.




4-8 Door = D; Ignition = I; Lights = L




4-9 Change each gate to its NAND equivalent and then cancel double inversions.




4-10 Change each gate to its NAND equivalent and then cancel double inversions.




4-11 (a)




(b)




(c)






4-13
$$X = \overline{BC} + BC + \overline{AB}$$
 Other solution: $X = \overline{BC} + BC + \overline{AC}$



4-14 (a)
$$X = \overline{A}\overline{B}\overline{C} + \overline{A}BC + ABC + A\overline{B}\overline{C} + A\overline{B}C$$




$$X=\overline{BC}+BC+A\overline{B} \quad \text{Other solution: } X=\overline{BC}+BC+AC$$
 (b)
$$Y=\overline{CD}+\overline{ACD}+A\overline{BC}+\overline{ABCD}+AC\overline{D}$$

$$Y = \overline{D} + A\overline{B}\overline{C} + \overline{A}\overline{B}C$$


• • • • •

(c) One possibility:

$$X = ABC + AB\overline{D} + \overline{A}BD + \overline{B}\overline{C}\overline{D}$$



4-15 For visual convenience, let A3=A, A2=B, A1=C, A0=D




4-16 (a)	X = BC +	AD


D	С	В	Α	Х
0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	0 1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	x
1	0	1	1	x
1	1	0	0	x
1	1 0 0 0 0 1 1	0	1	x
1	1	0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	0 0 1 1 0 0 0 0 0 1 x x x x
1	1	1	1	x

		C D	C D	C D	C D
Ā	В			À	
Ā	В	1	X	X	
Α	В	_/	(X)	X	
Α	В		1	X	


(b)
$$X = \overline{B}C + \overline{A}D + AB\overline{C}$$

D	С	В	Α	Х
ı	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0 0 1	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	0 0 1	0	x
1	0	1	1	x
1	1	0	0	x
1	0 0 1 1 1 1 0 0 0 1 1	0 0 1	0 1 0 1 0 1 0 1 0 1 0 1	0 0 1 1 1 0 0 1 0 x x x x
1	1		0	x
0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1	1	1	1	х






4-18
$$z = \overline{A}B\overline{D} + \overline{B}C$$



4-19 In Example 4.3 of your textbook, after the DeMorgan part is completed, we have:

$$\begin{split} z &= \overline{ABC} + \overline{ACD} + \overline{ABCD} + \overline{ABC} \\ z &= \overline{ABC} + \overline{ACD}(B + \overline{B}) + \overline{ABCD} + \overline{ABC} \\ z &= \overline{ABC} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABC} \\ z &= \overline{ABC} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABC} \\ z &= \overline{BC}(\overline{A} + \overline{A} + \overline{AD}) + \overline{ABD}(C + \overline{C}) \\ z &= \overline{BC} + \overline{ABD} \end{split}$$


4-20 (a) Output X will be HIGH only when A and B are at different levels.



(b) With B held LOW, X=A.



(c) With B held HIGH, $X = \overline{A}$.



4-21 X will be HIGH when $A \neq B$, B=C, and C=1. Thus, C=1, B=1, A=0 is the only input condition that produces X=1.

4-22 (a)
$$X = ABC + \overline{A}\overline{B}\overline{C}$$


С	В	Α	Х
0	0	0	1
0 0 0 0 1	0 1	1	0
0		0 1	0
0	1		0
1	0	0 1	0
1	0	1	0
1	1	0	1 0 0 0 0 0 0 1
1	1	1	1


	В	\bar{c}	В	С	В	С	В	\bar{c}
A	(
Α					(1)		

(b) To find if A=B=C:


- 1. $X = A \oplus B$ (X is Low when A=B)
- 2. $Y = B \oplus C$ (Y is Low when B=C)

A=B=C when both 1 & 2 are true.






4-24



4-25 One possibility is on the next page. Note the use of the XNOR gates and AND gate 4 to determine when the two numbers are equal; that is, when X2=Y2, X1=Y1 and X0=Y0 simultaneously. AND gates 1,2,3 and the OR gate are used to sense when Y2 Y1 Y0 > X2 X1 X0. The NOR gate simply uses the fact that if neither M nor P is HIGH then it must be true that X2 X1 X0 > Y2 Y1 Y0, and therefore N=1.



	INP	UTS	5	OUTPUTS			
YI	YO	ХI	ΧO	Z3	Z2	Z1	ZO
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	1	1	0
1	1	1	1	1	0	0	1

Four outputs are required since the largest product vill be 1001(nine) for the case where Y1Y0=11(three), and X1X0=11(three).

ZO is the LSB of the output.

Since there are four separate outputs, then four separate circuits must be designed; one for each output.

Output Z3: Z3 = 1 only for single case in the T-T. Thus, Z3 = Y1 Y0 X1 X0

Output Z2: Z2 is HIGH for three cases. Thus,

 $Z2 = Y1\overline{Y0}X1\overline{X0} + Y1\overline{Y0}X1X0 + Y1Y0X1\overline{X0}$

 $Z2 = Y1X1(\overline{Y0} + \overline{X0}) = Y1X1(\overline{Y0X0})$


Output Z1: Z1 is HIGH for six cases. Thus,


 $\overline{Z1} = \overline{Y1}\overline{Y0}\overline{X1}\overline{X0} + \overline{Y1}\overline{Y0}\overline{X1}X0 + \overline{Y1}\overline{Y0}\overline{Y0}\overline{Y0}X1 + \overline{Y1}\overline{Y0}\overline{Y0}\overline{Y0}X1 + \overline{Y1}\overline{Y0}\overline{Y0}\overline{Y0}X1 + \overline{Y1}\overline{Y0}\overline{Y0}X1$

 $Z1 = Y0X1(\overline{Y1} + \overline{X0}) + Y1X0(\overline{Y0} + \overline{X1})$


Output Z0: Z0 is HIGH for four cases.

 $Z0 = \overline{Y1Y0X1X0} + \overline{Y1Y0X1X0} + Y1Y0\overline{X1X0} + Y1Y0X1X0$. Thus, Z0 = Y0X0





4-29



4-30


D	С	В	A	E/W	N/S	_
0	0	0	0	1	0	
0	0	0	1	1	0	
0	0	1	0	1	0	
0	0	1	1	1	0	
0	1	0	0	0	1	ABCD
0	1	0	1	1	0	
0	1	1	0	1	0	
0	1	1	1	1	0	
1	0	0	0	0	1	ABCD
1	0	0	1	1	0	
1	0	1	0	1	0	
1	0	1	1	1	0	
1	1	0	0	0	1	ABCD
1	1	0	1	0	1	ABCD
1	1	1	0	0	1	ABCD
1	1.	1	1	1	0	

Since there are only five cases when N/S=1, we will design for N/S.

$$N/S = \overline{A}B\overline{C}\overline{D} + A\overline{B}\overline{C}\overline{D} + AB\overline{C}\overline{D} + AB\overline{C}\overline{D} + AB\overline{C}\overline{D}$$


This can be simplified to: $N/S = \overline{CD}(A+B) + AB(\overline{C} + \overline{D})$

Obviously, $E/W = \overline{N/S}$




4-31 (a) Parity Generator: To modify the circuit of figure 4-25 (a) to an "Odd Parity Generator" all that is needed is an inverter at the output.


<u>Odd Parity Checker:</u> To modify the circuit of figure 4-25 (b) to an "Odd Parity Checker" the 2-input exclusive-OR gates should be changed to 2-input exclusive-NOR gates.



Even Parity Checker




- **4-32** (a) When all of the other inputs to the OR gate are in the LOW state the logic signal will pass through to its output unchanged.
 - (b) When all of the other inputs to the AND gate are in the HIGH state the logic signal will pass through to its output unchanged.
 - (c) When all of the other inputs to the NAND gate are in the HIGH state the logic signal will pass through to its output INVERTED.
 - (d) When all of the other inputs to the NOR gate are in the LOW state the logic signal will pass through to its output <u>INVERTED</u>.
- (a) No. A logic circuit must have two inputs in order to be used as an enable/disable circuit.
 (b) No. The control input of an XOR gate can be either HIGH or LOW. If the control input is LOW the signal at the other input reaches the gate's output unaffected. If the control input is HIGH the signal at the other input reaches the gate's output INVERTED.
- 4-34 Use an AND gate that is enabled when B=0, C=1. X=A only if B=0, C=1




4-35 Use an OR gate since output is to be HIGH when inhibited. X=A only if BCD ≠ 1. X=1 when BCD = 1




4-36 X=A when B=C. X=1 when B≠C




4-37






- **4-39** (a) 1. The output of the inverter is internally grounded.
 - 2. The output of the inverter is externally grounded.
 - 3. The input being driven by the output of the inverter is internally grounded.
 - (b) The output of the inverter is shorted to the output of another logic circuit.

- **4-40** (a) Since Z1-4 is essentially floating, the Logic Probe will show an indeterminate logic level.
 - (b) There will be 1.4V-1.8V at the output.



Terminal Z2-9 will be floating (HIGH in TTL) since Z1-4 is opened internally. Thus, the signal at Z2-8 is the opposite of the signal at Z2-10.

(d)



- **4-41** IC Z2-2 will be floating and therefore its voltage will fluctuate as it picks up noise. Thus, Z2-3 level will be unpredictable. IC-Z2 may also become overheated and eventually destroy itself.
- **4-42** 1) First isolate Z1-4 from Z2-1 by using one of the following methods:
 - (a) cutting the trace from Z1-4 to Z2-1.
 - (b) clipping pin 4 of Z1.
 - (c) clipping pin 1 of Z2.
 - 2) Check to see if Z1-4 is pulsing. If it is, then one can be sure that the inverter Z1 is working properly. If it's always LOW (internally shorted to ground) then inverter Z1 must be replaced.
 - 3) If step 2 above proves IC Z1 to be working properly then the problem must be with NAND gate Z2 (internally shorted to ground). By using a logic probe, check the logic level at Z2-1. Chances are that it will have a permanent logic LOW which kept Z1-4 LOW and Z2-3 HIGH. Replace Z2.

- 4-43 1) Faulty IC bias (Vcc and/or Ground).
 - 2) Z2-2 is internally open (floating).
 - 3) Z2-1 is internally open (floating).
 - 4) Z2-3 is internally open (floating).

<u>Procedure</u>: With a VOM or logic probe, check Vcc and Ground to the IC. If the Vcc and Ground measurements are correct, disconnect Z2-3 from any load it may be driving. If problem persists, replace Z2.

- **4-44** Yes. (c), (e), (f).
 - (a) No. This would've kept point X at a logic LOW permanently and the first case (A=1, B=0) wouldn't have worked.
 - (b) No. An open at Z2-13 has the same effect as a logic HIGH (only in TTL). Thus, in the second case (A=0,B=1,C=1) Z2-11 would've been LOW and Z2-8 HIGH.
 - (d) No. This would've cause IC Z2 to be unbiased and prevent the circuit from working properly for the first case.
 - (g) No. This would've caused Z2-10 to be always LOW and Z2-8 HIGH for all cases.
- 4-45 1) Make A=0 (Z1-1), B=1 (Z1-2) and C=1 (Z2-12). This is the case that causes the circuit to malfunction. Note that the other three possible combinations of A and B do not cause a problem. We know that IC Z1 is working from the results of the first case.
 - 2) The logic levels at Z2-13 and Z2-12 should be HIGH.
 - (a) Check to see if Z2-11 has a logic LOW.
 - (b) If Z2-11 is LOW and Z2-9 isn't turn off the power to the circuit.
 - (c) Use a VOM to make a continuity check between Z2-11 and Z2-9. If there is an open, find it and restore the continuity between these two points.
 - 3) If after performing step two the technician finds that there is a good connection between Z2-11 and Z2-9, then one could conclude that either output Z2-11 or input Z2-9 is externally shorted to Vcc. Since the circuit still has the power turned off from the last check, the technician should make a continuity check to see if the trace between Z2-11 and Z2-9 is externally shorted to Vcc. If there is a short to Vcc, find it and eliminate it. If no external short to Vcc is found then either Z2-11 or Z2-9 or both must be internally short to Vcc or have an internal open. In any case the replacement of IC Z2 should be performed.
- 4-46 This is a tough one. You have noticed that Z2-6 and Z2-11 will be at the same logic level except for the two cases that don't work. For those cases, Z2-6 and Z2-11 are supposed to be different. Since they measure indeterminate for those cases, it is likely that Z2-6 and Z2-11 are shorted together, probably by a solder bridge. The short will have no effect for all those cases where these two outputs are at the same level.
- (b) If Z1-2 was internally shorted to ground, whenever the passenger failed to fastened his/her seat-belt the circuit would've not detected this ALARM condition.
 (c) Since this is a TTL logic circuit, if there was an open connection between Z2-6 and Z2-10, the circuit would've operated as if a logic HIGH was present at Z2-10. This would've caused the circuit to ALWAYS assume that a passenger was in the seat with the respective seat-belt fastened.

- 4-48 Since the problem only manifests itself when an occupant is present in the car and the ignition is turned on, it can be deduced that IC Z2 is working properly. The problem must be with IC Z1. The following are the possible circuit failures:
 - (a) IC Z1 is not properly biased. } Most likely
 - (b) IC Z1 is plugged in backwards. } problems.

Remote possibilities:

- (c) Z1-4 and Z1-2 are internally shorted to Vcc.
- (d) Z1-4 and Z1-2 are internally open.
- (e) An open connection from Z1-2 to Z2-5, and from Z1-4 to Z2-2.
- (f) Connection from Z1-2 to Z2-5 is externally shorted to Vcc as well as the connection from Z1-4 to Z2-2.
- (g) Z1-1 and Z1-3 are internally shorted to Ground.

Procedure:

- 1) Make the necessary voltage measurements to confirm proper IC Z1 bias. Check for proper IC Z1 orientation.
- 2) Check the logic levels at Z1-2 and Z1-4 with a logic probe. If IC Z1 is working properly then a TTL logic LOW should be present at these points.
- 3) If these logic levels are still HIGH, by using an ohmmeter check for any external shorts to Vcc or open PC traces.
- 4) Check the logic levels at Z1-1 and Z1-3 with a logic probe. If IC Z1 is to work properly then a TTL logic HIGH should be present at these points.
- 5) If these logic levels are LOW, use an ohmmeter to check for any external shorts to Ground.
 - 6) If the above steps do not reveal a probable cause, Z1 must be internally damaged and it must be replaced.
- **4-49** For some reason Z2-13 is always HIGH. The following are the possible circuit failures:
 - (a) Z2-13 is internally shorted to Vcc.
 - (b) Z2-8 is internally shorted to Vcc.
 - (c) Connection from Z2-8 to Z2-13 is open or externally shorted to Vcc.
 - (d) Z2-9 or Z2-10 are internally shorted to Ground.
 - (e) Z2-3 or Z2-6 are internally shorted to Ground.
 - (f) Connections from Z2-3 to Z2-9 or from Z2-6 to Z2-10 are externally shorted to Ground.

Procedure:

The first troubleshooting step is to make sure that all of the ICs are properly biased (Vcc and Ground) and oriented.

I) Isolate Z2-13 from Z2-8 by cutting the trace on the PC board or by clipping the proper pin on IC Z2 (either pin 8 or pin 13). Check the voltage level at Z2-13 with a VOM. It should be about 0v since it's floating at this point. If the voltage is ≈Vcc, Z2-13 is either internally or externally shorted to Vcc and it should be replaced.

II) If a fault is not found after performing step I, then check the logic level at Z2-8 with a logic probe. If it's HIGH, check the logic levels at Z2-9 and Z2-10. One of them or both should be LOW. If they are both HIGH, IC Z2-8 is internally or externally shorted to Vcc.

III) If Z2-9 is LOW

Check the logic levels at Z2-1 and Z2-2. They should be both LOW. If they are LOW, isolate Z2-3 from Z2-9 by cutting the trace on the PC board or by clipping the appropriate pin (Z2-3 or Z2-9). Check the logic levels at Z2-3 and Z2-9 with a logic probe. If either input is LOW, one must conclude that IC Z2 pin 3 or pin 9 is externally or internally shorted to ground.

IV) If Z2-10 is LOW, the same test procedure should be used for the connection between Z2-10 and Z2-6.

- **4-50** (a) True; (b) True; (c) False; (d) False; (e) True
- **4-51** All text between the characters % % serves as comments.
- 4-52 Comments in a VHDL design file are indicated by --.
- **4-53** A special socket that allows you to drop the chip in and then clamp the contacts onto the pins.
- **4-54** 1) Boolean equation; 2) Truth table; 3) Schematic diagram
- 4-55 JEDEC Joint Electronic Device Engineering Council; HDL Hardware Description Language
- **4-56** (a) AHDL: gadgets[7..0] :OUTPUT; VHDL gadgets :OUT BIT VECTOR (7 DOWNTO 0);
 - (b) AHDL buzzer :OUTPUT; VHDL buzzer :OUT BIT;
 - (c) AHDL: altitude[15..0] :INPUT;

VHDL altitude :IN INTEGER RANGE 0 TO 65535);

(d) AHDL VARIABLE

wire2 :NODE; VHDL SIGNAL wire2 :BIT;

- **4-57** (a) AHDL H"98" B"10011000" 152 VHDL X"98" B"10011000" 152
 - (b) AHDL H"254" B"1001010100" 596 VHDL X"254" B"1001010100" 596
 - (c) AHDL H"3C4" B"1111000100" 964 VHDL X"3C4" B"1111000100" 964

• • • •

4-58

```
SUBDESIGN hw
            inbits[3..0]
                             :INPUT;
            outbits[3..0]
                             :OUTPUT;
    ENTITY hw IS
    Port
                             :IN BIT_VECTOR (3 downto 0);
            inbits
            outbits
                             :OUT BIT_VECTOR (3 downto 0)
            );
    END hw;
    AHDL
                             outbits[3]
                                              =
                                                      inbits[1];
                             outbits[2]
                                              =
                                                      inbits[3];
                                                      inbits[0];
                             outbits[1]
                                              =
                             outbits[0]
                                                      inbits[2];
    VHDL
                             outbits(3)
                                                      inbits(1);
                                              <=
                             outbits(2)
                                                      inbits(3);
                                              <=
                             outbits(1)
                                                      inbits(0);
                                              <=
                             outbits(0)
                                                      inbits(2);
                                              <=
4-59
   TABLE
                     (a,b,c)
                                              y;
                     (0,0,0)
                                     =>
                                              0;
                     (0,0,1)
                                     =>
                                              0;
                     (0,1,0)
                                     =>
                                              1;
                     (0,1,1)
                                     =>
                                              1;
                     (1,0,0)
                                     =>
                                              1;
                     (1,0,1)
                                              0;
                                     =>
                     (1,1,0)
                                              1;
                                     =>
                     (1,1,1)
                                              1;
                                     =>
    END TABLE;
4-60
    BEGIN
            IF digital_value[] < 10 THEN
                     z = VCC;
                                                      --output a 1
            ELSE z = GND;
                                                      --output a 0
```

END IF;

END;

```
4-61
```

```
WITH in_bits SELECT
                            '0' WHEN "000",
           y
                            '0' WHEN "001",
                            '1' WHEN "010",
                            '1' WHEN "011",
                            '1' WHEN "100",
                            '0' WHEN "101",
                            '1' WHEN "110",
                            '1' WHEN "111";
4-62
           PROCESS (digital_value)
           BEGIN
                    IF (digital_value < 10) THEN z <= '1';
                    ELSE z \le 0';
                    END IF;
  END PROCESS;
4-63
        % Problem 4-63 in AHDL
       Digital Systems 10th ed
       Neal Widmer
SUBDESIGN PROB4_63
       digital_value[3..0]
                            :INPUT;
                                                                     --define inputs to block
                            :OUTPUT;
                                                                    --define block output
)
BEGIN
       IF digital_value[] > 5 & digital_value[] < 12 THEN
                                                                    --output a 1
           y = vcc;
       ELSE y = gnd;
                                                                    --output a 0
       END IF;
END;
-- NOTE: The digital_value[0] term drops out when this is simplified.
-- The compiler will issue a warning to this effect.
4-63 (in VHDL)
-- USING PROCESS.
-- Digital Systems 10th ed
-- Tocci Widmer Moss
ENTITY prob4_63 IS
                            :IN INTEGER RANGE 0 TO 15;
PORT( digital_value
                                                                    --declare 4-bit input
                            :OUT BIT);
END fig4_55;
```

ARCHITECTURE truth OF fig4_55 IS **BEGIN** PROCESS (digital_value) **BEGIN** IF (digital_value > 5) AND digit_value < 12) THEN $z \le '1';$ **ELSE** $z \le '0';$ END IF; END PROCESS; END truth; -- NOTE: The digital_value[0] term drops out when this is simplified. -- The compiler will issue a warning to this effect. 4-64 (a) SUBDESIGN fig4_60 :INPUT; --define inputs to block a, b, c --define outputs :OUTPUT; y **VARIABLE** status[2..0] :NODE; --holds state of cold, moderate, hot **BEGIN** status[]=(a, b, c);--link input bits in order CASE status[] IS WHEN b"010" y = VCC;WHEN b"011" y = VCC;=> WHEN b"111" y = VCC;=> WHEN OTHERS y = GND;END CASE; END; 4-64 (b) ENTITY fig4_61 IS port(a, b, c :IN bit; --declare 3 bits input :OUT BIT); END fig4_61; ARCHITECTURE copy OF fig4 61 IS SIGNAL status :BIT_VECTOR (2 downto 0); **BEGIN** status <= a & b & c; --link bits in order. PROCESS (status) **BEGIN** CASE status IS WHEN "010" => y <= '1'; WHEN "011" => y <= '1'; WHEN "111" => y <= '1'; WHEN OTHERS => $y \le '0';$

END CASE; END PROCESS ;


END copy;

4-65 S=!P#(Q&R)

4-66 $P = D_3 D_2 D_0 D_1$


- **4-67** (a) Two-dimensional form of a truth table used to simplify a sum-of-products expression.
 - (b) Logic expression consisting of two or more AND terms (products) that are ORed together.
 - (c) Logic circuit that produces an even or odd parity bit for a given set of input data bits.
 - (d) Group of eight 1s that are adjacent to each other within a Karnaugh map.
 - (e) Logic circuit that controls the passage of an input signal through to the output.
 - (f) Situation when a circuit's output level for a given set of input conditions can be assigned as either a 1 or 0.
 - (g) Input signal that is left disconnected in a logic circuit.
 - (h) Whenever a logic voltage level of a particular logic family falls out of the required range of voltages for either a logic 0 or logic 1.
 - (i) Signal contention is when two signals are "fighting" each other.
 - (j) Programmable Logic Device
 - (k) The TTL (Transistor-Transistor-Logic) family is the major family of bipolar digital ICs.
 - (I) The CMOS (Complementary Metal Oxide Semiconductor) family belongs to the class of unipolar digital ICs.

4-68 RAM
$$\}$$
 000000002 - 111011112 = **00**₁₆ - **EF**₁₆ I/O $\}$ 111100002 = **F0**₁₆ ROM $\}$ 111100012 - 111111112 = **F1**₁₆ - **FF**₁₆




CHAPTER FIVE - Flip-Flops and Related Devices


5-1




5-2 Same Q output as 5.1.

5-3






5-5 One possibility:




- **5-6** The response shown would occur If the NAND latch is not working as a Flip-Flop. A permanent logic HIGH at IC Z1-4 will prevent the latch from working properly and therefore the switch bounce will appear at Z1-6. When the 1 KHz squarewave is high, the switch bounce will be present at Z2-6.
- 5-7 Control inputs have to be stable for t_S =20ns prior to the clock transition.
- 5-8 The FF will respond at times b, d, f, h, j corresponding to negative-going CLK transitions.




5-9 Assuming that Q=0 initially (for the positive edge triggered S-C FF).




Assuming that Q=0 initially (for the negative edge triggered S-C FF).




5-10 (a)







(c)




5-11 FF can change state only at points b, d, f, h, j based on values of J and K inputs.



- **5-12** (a) Connect the J and K inputs permanently HIGH. The Q output will be a squarewave with a frequency of 5 KHz.
 - (b) The Q output will be a squarewave with a frequency of 2.5 KHz.




5-14 (a) Since the FF has t_H =0, the FF will respond to the value present on the D input just prior to the NGT of the clock.




(b) Connect Q to the D input of a second FF, and connect the clock signal to the second FF. The output of the second FF will be delayed by 2 clock periods from the Input Data.

5-15 (a)




(b)





5-16 Q is a 500 Hz square wave.

5-17 (a)





(b)






- 5-19 If \overline{Q} is connected back to D, the Q and \overline{Q} outputs will oscillate while CLK is HIGH. This is because \overline{Q} =1 will produce S=0, C=1 which will make \overline{Q} =0. This \overline{Q} =0 then will make S=1, C=0 which will make \overline{Q} =1.
- 5-20 J=K=1 so FF will toggle on each CLK negative-going edge, unless either \overline{PRESET} or \overline{CLEAR} inputs is LOW.








- **5-23** (a) $TpLH_{(max)} = 16ns$.
 - (b) Tsu = 15ns.
 - (c) $T_W = 15$ ns.
- **5-24** (a) TpHL (typical) = 4ns
 - (b) $TpLH_{(max)} = 15ns$


(c) Fmax = 30MHz; Tmin =
$$\frac{1}{Fmax} = \frac{1}{30MHz} = 33ns$$

- (d) No. TSU_(min) = 22ns is violated.
- (e) $tpLH_{(max)} = 15ns$.




- **5-26** (a) Y can go HIGH only when C goes HIGH while X is already HIGH. X can go HIGH only if goes HIGH while A is HIGH. Thus, the correct sequence is A,B,C.
 - (b) The START pulse initially clears X and Y to 0 before applying the A,B,C signals.


(c)



5-27 (a)




(b)




5-28 In this arrangement, the data shifts accordingly:


→ x	3—	≯ X2·	→ ×	1-	→xo →
	X3	X 2	X 1	XO	
	1	0	1	1	Initial State
	1	1	0	1	Clock Pulse 1
	1	1	1	0	Clock Pulse 2
	0	1	1	1	Clock Pulse 3
	1	0	1	1	Clock Pulse 4
	1	1	0	1	Clock Pulse 5
	1	1	1	0	Clock Pulse 6
	0	1	1	1	Clock Pulse 7
	1	0	1	1	Clock Pulse 8

- **5-29** Connect outputs X0 to D input of FF X2 so that the contents of the X register will be recirculated.
- 5-30 This is a counter that will recycle every 8 pulses (MOD 8 counter).
 - (a) Count after 13 clock pulses is 5 (101); Count after 99 clock pulses is 3 (011); Count after 256 clock pulses is 0 (000).
 - (b) Count after 13 clock pulses is 1 (001); Count after 99 clock pulses is 7 (111); Count after 256 clock pulses is 4 (100).
 - (c) State diagram for a MOD-16 counter




If the input frequency is 80 MHz the output waveform at X3 will be a squarewave with a frequency of 500 KHz (80 MHz/16).







- **5-33** (a) 2^{N} -1=1023, so that 2^{N} =1024. Thus, N=10 flip-flops.
 - (b) With N FFs, the MOD-number is 2^{N} =1024 so that the frequency division at the last FF will be 1/1024 relative to the input clock. Thus, output frequency = 2MHz/1024 = 1953 Hz.
 - (c) MOD-number=2^N=1024.
 - (d) Every 1024 pulses the counter recycles through zero. Thus, after 2048 pulses the counter is back at count zero. Therefore, after 2060 pulses the counter will be at count 12 (i.e. 1024 + 1024 + 12 = 2060).
- **5-34** (a) MOD-number = 256 KHz/2KHz = 128.
 - (b) $128=2^N$. The maximum count is $2^{N}-1=127$. Thus, the range is 0 to 127.
- **5-35** The counter recycled back to 00000000 after 2^8 =256 customers.




- **5-37** Regardless of the logic state of the address line A8, data gets transferred from the MPU to the X register. Thus, the problem is in the connection between the address line A8 from the MPU and the 8-input AND gate. The following are some of the circuit faults that could cause this malfunction:
 - (a) External open on address line A8 between the MPU and the input of the Inverter.
 - (b) External short to Vcc on address line A8 between the MPU and the input of the Inverter.
 - (c) External open on the line connecting the output of the Inverter and the input of the AND gate.
 - (d) External short to Vcc on the line connecting the output of the Inverter and the input of the AND gate.
 - (e) Internal open or short to Vcc on the input of the Inverter.
 - (f) Internal open or short to Vcc on the output of the Inverter.
 - (g) Internal open or short to Vcc on the input of the AND gate.







5-40 With tp = 0.5ms



With tp = 1.5ms





- 5-42 (a) Closing S1 clears X to 0. Since the OS has tp=1ms, the OS will be triggered before the end of the tp interval for frequencies greater than 1 KHz. Thus, \overline{Q} will stay LOW.
 - (b) If the input frequency drops below 1 KHz, the \overline{Q} will return HIGH before the OS is triggered again. This PGT at \overline{Q} will clock X to the 1 state.
 - (c) Change tp to $1/50 \text{ KHz} = 20 \mu \text{s}$.
- **5-43** (a) A1 or A2 has to be LOW, and a PGT must occur at B.
 - (b) B and A2 have to be HIGH, and a NGT must occur at A1.


5-44 (a) One possibility:

 $0.7 R_T C_T = 5 ms$

Let $C_T=1\mu F$; 0.7 $R_T=5ms/1\mu F=5000$


 $R_T = 7143\Omega \approx 6.8 \text{K}\Omega$ (std. value).

If an accurate 5ms is required, an adjustable R_T should be used.



(b) Connect G to input B of 74121.

5-45



5-46 One possibility:

F=40 KHz; T=25 μ s; t₁=t₂=12.5 μ s


For a squarewave RA << RB; Let $RA = 1K\Omega$ and $RB = 10K\Omega$

 t_1 =0.693(RB)(C): 12.5μs=0.693(10KΩ)(C): C=1800pF T=0.693(RA+2RB)C: T=0.693(1KΩ+20KΩ)1800pF T=26.2μs; F=1/T; F=38 KHz (almost squarewave).


5-47 One possibility:

Reduce by half the 1800pF. This will create a $T=13.1\mu s$ or F=76.35 KHz (almost square wave). Now, take the output of the 555 Timer and connect it to the CLK input of a J-K FF wired in the toggle mode (J and K inputs connected to +5V). The result at the Q output of the J-K FF is a perfect 38.17 KHz square wave.


```
\begin{split} T &= 1/f = 1/5 \text{ kHz} = 200 \text{ }\mu\text{s} & \text{Duty cycle} = 10\% \\ t_H &= 0.1 \times T = 0.1 \times 200 \text{ }\mu\text{s} = 20 \text{ }\mu\text{s} = 0.94 \text{ }R_A \text{ }C \\ try \text{ }C &= 0.01 \text{ }\mu\text{F} \text{ (standard value)} \\ R_A &= t_H/0.94 \text{ }C = 20 \text{ }\mu\text{s}/(0.94\times0.01 \text{ }\mu\text{F}) = 2.1 \text{ }k\Omega \cong 2.0 \text{ }k\Omega \text{ }(5\%) \\ t_L &= 0.9 \times T = 0.9 \times 200 \text{ }\mu\text{s} = 180 \text{ }\mu\text{s} = 0.94 \text{ }R_B \text{ }C \\ R_B &= t_L/0.94 \text{ }C = 180 \text{ }\mu\text{s}/(0.94\times0.01 \text{ }\mu\text{F}) = 19.1 \text{ }k\Omega \cong 20 \text{ }k\Omega \text{ }(5\%) \end{split}
```



5-49 (a)




(b)



- **5-50** (a) No. An open on the CLR input would be the same as a TTL HIGH and would not cause FF X2 to clear on the fourth pulse.
 - (b) Yes. Since X1 provides the CLK input to FF X2, a slow transition on X1 could cause erratic clocking of X2.
 - (c) No. This would keep X2 at a permanent LOW.
 - (d) No. Since X2's J and K inputs are held HIGH.
- **5-51** (a) Yes. Q2 will stay LOW because the set-up time for FF Q2 has to be equal to 5ns or longer and it was only 1ns (skew=13ns, t_{DLH} for Q1=12ns)
 - (b) No. Q2 will go HIGH since the set-up time is 8ns which is greater than 5ns. Thus, when Q2 is clocked, Q1 has already been HIGH for 8ns and the level at Q1 will be transferred to Q2 (skew=18ns, t_{PLH} for Q1=10ns).
- Two cascading Inverters between Q1 and D2. This would add 12ns or 14ns to the effective tplh of Q1 (using propagation delays for the Inverters of problem 5.45 (a) and (b)). Now the skew time would be less than the effective propagation delay tplh of Q1. Thus, by the time FF Q2 gets clocked, the signal at D2 hasn't yet changed.
- **5-53** (a) No. If point X was always LOW inputs J and K would've been always HIGH and therefore FF U2 would've toggled on each NGT of the clock.
 - (b) No. An internal short to Vcc at U1-1 would make input K always LOW. Under these conditions FF U2 would be cleared (J=0,K=1) or it wouldn't change states (J=0,K=0) on the NGT of the clock.
 - (c) Yes. This condition causes the J input to always be HIGH (floating TTL input). Any time a NGT on the clock occurs and B is LOW, FF U2 will toggle. If the B input is HIGH FF U2 will SET. This analysis agrees with the Q waveform.
 - (d) No. This would cause input K to always be LOW. Under this condition FF U2 could either SET (J=1,K=0) or it wouldn't change states (J=0,K=0) on the NGT of the clock.
- 5-54 SWA = 1; SWB = 0; SWC = 1 (First combination) SWA = 0; SWB = 1; SWC = 0 (Second combination)


- **5-55** (a) No. Switch bounce would have no effect since the D inputs of the FFs are not sensitive to transitions.
 - (b) No. An open on the CLR (HIGH for TTL) input of FF Q2 wouldn't cause Q2 to change during a PGT on the CLK.
 - (c) Yes. This fault would cause the switch bounce from the ENTER switch to be present at the CLK inputs of the D-type FFs. Since the input D of FF Q1 is at a logic LOW during the second combination, after the first bounce FF Q2 would get SET and after the second switch bounce it would get CLEAR.
- 5-56 (a) NAND or NOR gate latch.
 - (b) Clocked J-K flip-flop.
 - (c) D Latch.
 - (d) Clocked D flip-flop or J-K flip-flop.
 - (e) Clocked D flip-flop.
 - (f) All types of flip-flops.
 - (g) Any edge-triggered flip-flop.
 - (h) J-K flip-flops.
- **5-57** (a) **Asynchronous Inputs** Flip-flop inputs that can affect the operation of the flip-flop independent of the synchronous and clock inputs.
 - (b) **Edge-Triggered** Manner in which a flip-flop is activated by a signal transition. It may be either a positive or negative edge-triggered flip-flop.
 - (c) **Shift Register** Digital circuit that accepts binary data from some input source and then shifts these data through a chain of flip-flops one bit at a time.
 - (d) **Frequency division** Expression normally associated with counters. The frequency division ratio of a counter is equal to the total number of different states that counter can go through and is often referred to as the counter's MOD number.
 - (e) Asynchronous (Jam) Transfer Data transfer performed without the aid of the clock.
 - (f) **State transition diagram** Way to show pictorially the states of flip-flops change with each applied clock pulse.
 - (g) **Parallel Data Transfer** Operation by which the entire contents of a register are transferred simultaneously to another register.
 - (h) **Serial Data Transfer** When data are transferred from one place to another one bit at a time.
 - (i) **Retriggerable One-Shot** Type of One-Shot that can be triggered while it is in the quasi-stable state, and it will begin a new tp interval.
 - (j) **Schmitt-trigger inputs** Inputs on certain devices that accept slow-changing signals and produce oscillation-free transitions at the output.



This latch design always SETs when both inputs are active (LOW). It remains SET if the inputs change simultaneously to the no change mode.


```
SR Latch with active HIGH inputs
      Run timing simulation
      Digital Systems 11th ed
      Tocci Widmer Moss
                                  응
SUBDESIGN prob5 59
     set, reset
                     :INPUT;
                      :OUTPUT;
BEGIN
                                            -- set or illegal command
     ΙF
           set == VCC
                           THEN
                                 q = VCC;
                                            -- reset
     ELSIF reset == VCC
                                q = GND;
                           THEN
                                             -- hold
     ELSE
                                  q = q;
     END IF;
END;
```


```
-- SR Latch with active HIGH inputs
-- Digital Systems 11th ed
-- Tocci Widmer Moss
ENTITY prob5 59 IS
PORT (
          set, reset
                            :IN BIT;
                             :OUT BIT);
           q
END prob5 59;
ARCHITECTURE behavior OF prob5 59 IS
BEGIN
PROCESS (set, reset)
    BEGIN
        ΙF
               set = '1'
                             THEN q \le '1'; -- set or illegal command
        ELSIF reset = '1' THEN q <= '0'; -- reset
        END IF;
END PROCESS;
END behavior;
```




```
SUBDESIGN prob5 60
(
   set, reset
                                  :INPUT;
                                  :OUTPUT;
   q
BEGIN
                  reset == 1
                                  THEN q = GND;
                                                         -- reset or illegal command
   ELSIF set == 1
                                  THEN q = VCC;
                                                         -- set
   ELSE
                                                         -- hold
                                          q = q;
   END IF;
END;
ENTITY prob5 60 IS
                                  -- must compile with Multi-Level Synthesis for
                                  -- 7000 enabled
PORT (
                           :IN BIT;
           set, reset
```

```
:BUFFER BIT);
        END prob5 60;
        ARCHITECTURE behavior OF prob5_60 IS
        BEGIN
            PROCESS (set, reset)
                    BEGIN
                            IF
                                    reset = '1'
                                                     THEN q \le 0';
                                                                              -- reset or illegal
        command
                            ELSIF set = '1'
                                                     THEN q \ll 11;
                                                                              -- set
                            ELSE
                                                                              -- hold
                                                             q \ll q;
                            END IF;
                    END PROCESS;
        END behavior;
                                                                       10.0ms
                                                                                 12.0ms
                                                                                           14.0ms
                     0
                      X
5-61
        SUBDESIGN prob5_61
            sbar, rbar
                                     :INPUT;
                                     :OUTPUT;
            q, qbar
        BEGIN
                                    THEN q = VCC;
            IF sbar == 0
                                                             qbar = GND;
                                                                              -- set or illegal command
            ELSIF rbar == 0
                                     THEN q = GND;
                                                             qbar = VCC;
                                                                              -- reset
            ELSE
                                                             qbar = qbar;
                                                                              -- hold
                                             q = q;
            END IF;
        END;
        ENTITY prob5_61 IS
                                                     -- must compile with Multi-Level Synthesis for
                                                     -- 7000 enabled
                                    :IN BIT;
        PORT (
                    sbar, rbar
                    q, qbar
                                    :BUFFER BIT);
        END prob5 61;
        ARCHITECTURE behavior OF prob5_61 IS
        BEGIN
            PROCESS (sbar, rbar)
                    BEGIN
                            IF\ sbar = \text{'0'}
                                             THEN q <= '1'; qbar <= '0';
                                                                              -- set or illegal command
                            ELSIF rbar = '0' THEN
                                                     q \le 0'; qbar \le 1';
                                                                              -- reset
                                                     q \ll q; qbar \ll qbar;
                            ELSE
                                                                              -- hold
                            END IF;
                    END PROCESS;
        END behavior;
                                                                       10.0mi
                                                                                 12.0ms
          Name
                      0
                      0
```







(b)



```
ENTITY latch4bit IS
                              -- VHDL
PORT (enable
                        :IN BIT;
                        :IN BIT_VECTOR (3 DOWNTO 0);
             din
                        :OUT BIT VECTOR (3 DOWNTO 0));
END latch4bit;
ARCHITECTURE v OF latch4bit IS
BEGIN
      PROCESS (enable, din)
      BEGIN
            IF enable = '1' THEN q <= din;</pre>
            END IF;
      END PROCESS;
END v;
```



```
-- T flip-flop circuit

SUBDESIGN prob5_64_AHDL
( clk, t :INPUT;
 q, qbar :OUTPUT; )

VARIABLE
 ff :TFF;


BEGIN
 ff.clk = clk;
 ff.t = t;
 q = ff.q;
 qbar = !ff.q;


END;
```

-- T flip-flop circuit ENTITY prob5 64 VHDL IS PORT (clk, t :IN BIT; q, qbar :OUT BIT); END prob5_64_VHDL; ARCHITECTURE vhdl OF prob5_64_VHDL IS SIGNAL qstate BEGIN PROCESS (clk) BEGIN IF clk'EVENT AND clk = '1' IF t = '1' THEN qstate <= NOT qstate;</pre> END IF; END IF; END PROCESS; q <= qstate;</pre> qbar <= NOT qstate;</pre>

5-65

END vhdl;







(b)

```
SUBDESIGN shiftreg
                               -- AHDL
(data in, shift pulses
                               :INPUT;
x0
                               :OUTPUT;)
VARIABLE
ff[3..0]
                               :JKFF;
BEGIN
      ff[].clk = !shift pulses;
      ff3.j = data in;
      ff3.k = !data in;
      ff2.j = ff3.q;
      ff2.k = !ff3.q;
      ff1.j = ff2.q;
      ff1.k = !ff2.q;
      ff0.j = ff1.q;
      ff0.k = !ff1.q;
      x0 = ff0.q;
END;
```

```
LIBRARY ieee;
USE ieee.std logic_1164.all;
LIBRARY altera;
USE altera.maxplus2.all;
ENTITY shiftreg IS
                                         :IN STD LOGIC;
PORT (data in, shift pulses
         x0
                                             :OUT STD LOGIC);
END shiftreg;
ARCHITECTURE v OF shiftreg IS
                             :STD LOGIC;
SIGNAL high
                             :STD LOGIC VECTOR (3 DOWNTO 0);
SIGNAL q
BEGIN
ff3: JKFF PORT MAP (clk => NOT shift pulses, j => data in,
               k \Rightarrow NOT data in, prn \Rightarrow high, clrn \Rightarrow high, q \Rightarrow q(3));
ff2: JKFF PORT MAP (clk \Rightarrow NOT shift pulses, j \Rightarrow q(3),
               k \Rightarrow NOT q(3), prn \Rightarrow high, clrn \Rightarrow high, q \Rightarrow q(2));
ff1: JKFF PORT MAP (clk \Rightarrow NOT shift pulses, j \Rightarrow q(2),
              k \Rightarrow NOT q(2), prn \Rightarrow high, clrn \Rightarrow high, q \Rightarrow q(1);
ff0: JKFF PORT MAP (clk => NOT shift pulses, j \Rightarrow q(1),
              k \Rightarrow NOT q(1), prn \Rightarrow high, clrn \Rightarrow high, q \Rightarrow q(0);
high <= '1';
x0 <= q(0);
END v;
```






(b)

```
Figure 5-44 - AHDL answer to Problem 5-66b
      implemented to clearly show each connection
      Digital Systems 11th ed
      GL Moss July 14, 2009
SUBDESIGN prob5_66_AHDL
      clock, data in
                            :INPUT;
:OUTPUT;
      xff[2..0], yff[2..0]
VARIABLE
      xff[2..0], yff[2..0] :DFF; -- defines 2 sets of 3 D FFs
BEGIN
                            -- synchronous (parallel) clocking
      xff[].clk = !clock;
      yff[].clk = !clock;
      xff[2].D = data in;
      xff[1].D = xff[2].Q;
      xff[0].D = xff[1].Q;
      yff[2].D = xff[0].Q;
      yff[1].D = yff[2].Q;
      yff[0].D = yff[1].Q;
      END;
```

```
-- Figure 5-44 implemented to clearly show each connection
-- "structural level of abstraction" using library primitive
-- for a D flip flop.
-- Digital Systems 11th ed
-- GL Moss July 14, 2009
-- answer to Problem 5-66b using VHDL
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
LIBRARY altera;
USE altera.maxplus2. ALL;
ENTITY prob5 66 VHDL IS
PORT (
      clock, data_in :IN STD_LOGIC;
      xff, yff
                              :OUT STD LOGIC VECTOR (2 DOWNTO 0));
END prob5 66 VHDL;
ARCHITECTURE a OF prob5 66 VHDL IS
SIGNAL high
                               :STD LOGIC;
SIGNAL x, y
                               :STD LOGIC VECTOR (2 DOWNTO 0);
BEGIN
     high <= '1';
                                     -- connection for Vcc
xff2: DFF PORT MAP(
                       d => data in, -- serial data input
                         clk \Rightarrow NOT clock, -- NGT clock
                         clrn => high, -- inactive asynch controls
                        xff1: DFF PORT MAP(d \Rightarrow x(2), clk \Rightarrow NOT clock, clrn \Rightarrow high,
                        prn \Rightarrow high, q \Rightarrow x(1);
xff0: DFF PORT MAP(d => x(1), clk => NOT clock, clrn => high,
                        prn \Rightarrow high, q \Rightarrow x(0);
yff2: DFF PORT MAP(d \Rightarrow x(0), clk \Rightarrow NOT clock, clrn \Rightarrow high,
                        prn \Rightarrow high, q \Rightarrow y(2);
yff1: DFF PORT MAP(d => y(2), clk => NOT clock, clrn => high,
                        prn \Rightarrow high, q \Rightarrow y(1);
yff0: DFF PORT MAP(d => y(1), clk => NOT clock, clrn => high,
                         prn \Rightarrow high, q \Rightarrow y(0);
      xff \ll x;
                  -- connect ff out signals to output pins
      yff \ll y;
END a;
```

```
5-67 (a)
             % Figure 5-57 implemented to clearly show each connection %
             SUBDESIGN prob5_67a
             (
                      clock1, xin
                                                :INPUT;
                                                :OUTPUT;
                      q1, q2
             VARIABLE
                      q1, q2
                                                :DFF;
                                                                           -- defines two D FFs
                      clock2, nandout
                                                :node;
                      BEGIN
                               q1 \cdot clk = !clock1;
                               q1 \cdot d = VCC;
                               q2 . d = q[1] . q;
                               clock2 = !nandout;
                               nandout = !(xin & clock1);
                      END;
5-67 (b)
             LIBRARY ieee;
             USE ieee.std_logic_1164.ALL;
             LIBRARY altera;
             USE altera.maxplus2. ALL;
             ENTITY prob5 67b IS
             PORT(
                      clock1, xin
                                                                  :IN std logic;
                      q1, q2
                                                                  :OUT std_logic);
             END prob5_67b;
             ARCHITECTURE a OF prob5_67b IS
             SIGNAL high, clock2, nandout, clk1not, clk2not
                                                                  :std_logic;
             SIGNAL qone, qtwo
                                                                  :std_logic;
             BEGIN
                      high <= '1';
                                                                           -- connection for Vcc
                      nandout <= NOT (xin AND clock1);</pre>
                      clock2 <= NOT nandout;</pre>
                      clock2not <= NOT clock2;</pre>
                      clocknot <= NOT clock1;</pre>
             ff1: DFF
                      PORT MAP (
                                       d \Rightarrow high,
                                       clk => clk1not,
                                       clrn => high,
                                       prn => high,
                                       q \Rightarrow qone);
             ff2: DFF
                      PORT MAP (
                                       d \Rightarrow qone,
                                       clk => clk2not,
                                       clrn => high,
                                       prn => high,
                                       q \Rightarrow qtwo);
             q1 \le qone;
                                                                           -- connect ff out signals to output
             pins
             q2 \ll qtwo;
             END a;
```



5-69 (a) % Figure 5-93 implemented to clearly show each connection %

```
SUBDESIGN prob5_69a
         swa, swb, swc, reset, enterNO, enterNC
                                                               :INPUT;
         lock
                                                               :OUTPUT;
VARIABLE
                                    : DFF;
                                                                        -- defines two D FFs
         q1, q2
         enter, enterbar
                                    : node;
         BEGIN
                  q1 . clrn = reset;
                  q2 . clrn = reset;
                  q1 . d = swa \& !swb \& swc;
                  q2 \cdot d = !swa \& swb \& !swc \& q1 \cdot q;
                  enter = !enterNO # !enterbar;
                  enterbar = !enterNC # !enter;
                  q1 . clk = enter;
                  q2 . clk = enter;
                  lock = q2 \cdot q;
         END;
```

5-69 (b) --Answer to problem 5-69b

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
LIBRARY altera;
USE altera.maxplus2. ALL;
ENTITY prob5_69b IS
```

Swa, swb, swc, reset, enterNO, enterNC :IN std_logic; lock :OUT std_logic);

END prob5_69b;

PORT(

ARCHITECTURE a OF prob5_69b IS
SIGNAL q1, q2, enter, enterbar, :std_logic;
SIGNAL gate2, gate7, high :std_logic;

```
BEGIN
        high <= '1';
                                                             -- connection for Vcc
        gate2 <= swa AND (NOT swb) AND swc;
        gate7 <= (NOT swa) AND swb AND (NOT swc) AND q1;
        enter <= NOT enterNO OR NOT enterbar;
        enterbar <= NOT enterNC OR NOT enter;</pre>
ff1: DFF
        PORT MAP (
                          d \Rightarrow gate2,
                          clk => enter,
                          clrn => reset,
                          prn => high,
                          q => q1);
ff2: DFF
        PORT MAP (
                          d \Rightarrow gate7,
                                                            -- toggle mode
                          clk => enter,
                                                             -- ripple clock connection
                          clrn => reset,
                                                            -- asynch inputs inactive
                          prn => high,
                          q => q2);
END a;
```

CHAPTER SIX - Digital Arithmetic: Operations and Circuits

101010

(k)

1010

6-2 (a)
$$+32_{10} = \underline{\mathbf{0}}0100000_2$$

(j)

(e)
$$+127_{10} = \underline{\mathbf{0}}11111111_2$$

(g)
$$+89_{10} = \mathbf{0}_{1011001_2}$$

(k) Can't be represented with eight bits.

(I)
$$0_{10} = \underline{\mathbf{0}} 00000000_2$$

(p) Can't be represented with eight bits.

(I)

1111.010

(d)
$$-104_{10} = \underline{1}0011000_2$$

(f)
$$-127_{10} = \underline{1}0000001_2$$

(h)
$$-55_{10} = \underline{1}1001001_2$$

(j)
$$-128_{10} = \underline{1}0000000_2$$

(m)
$$+84_{10} = \underline{\mathbf{0}}01010100_2$$

(o)
$$-3_{10} = \underline{1}11111101_2$$

(d)
$$\underline{\mathbf{1}}$$
0011001₂=-103₁₀

(f)
$$\underline{\mathbf{1}}0000000_2 = -128_{10}$$

(h)
$$\underline{\mathbf{1}}0000001_2 = -127_{10}$$

- 6-4 (a) Eleven magnitude bits can represent decimal numbers from -2^{11} to $+(2^{11}-1)$ or -2048_{10} to 2047_{10} .
 - (b) -32,768=-2^N---> N=15 (for magnitude). Thus, sixteen bits are required including sign bit.
- Four magnitude bits can represent numbers from -16_{10} to $+15_{10}$.

6-6	<u>Dec</u>	. number	8-bit signed number	2's-comp. (Negate)			
	(a)	+73 ₁₀ >	01001001>	10110111 ₂ = (-73 ₁₀)			
	(b)	-12 ₁₀ >	11110100>	$00001100_2 = (+12_{10})$			
	(c)	+15 ₁₀ >	00001111>	$11110001_2 = (-15_{10})$			
	(d)	-1 ₁₀ >	11111111>	$00000001_2 = (+1_{10})$			
	(e)	-128 ₁₀ >	100000002>It requires nine binary bits to represent				
	+128 ₁₀ = 010000000 ₂						
	(f)	127 ₁₀)					

- **6-7** (a) With 10 bits, we can represent any unsigned number from 0 to 1023_{10} . With 10 bits, we can represent signed numbers from -2^9 to $+(2^9-1)$, or -512_{10} to $+511_{10}$.
 - (b) With 8 bits, we can represent any unsigned number from 0 to 255_{10} . With 8 bits, we can represent signed numbers from -2^7 to $+(2^7-1)$, or -128_{10} to $+127_{10}$. Using 8-bits

6-8 (a)
$$+12_{10} = \underline{0}0001100$$
 (b) $-12_{10} = \underline{1}0001100$ (c) $(\underline{0}0001100 + \underline{1}0001100) = \underline{1}0011000 \neq 0$??

6-9 (a)
$$+9 = \underline{0}0001001 + 6 = \underline{0}0000110 + 6 = \underline{0}0000110 + 17 = \underline{1}1101111 + \underline{1}1111101 = -3$$

(c) $+19 = \underline{0}0010011 + \underline{1}11111011 = -3$

(d) $-48 = \underline{1}1010000 + \underline{1}0110000 + \underline{1}0110000 + \underline{1}0110000 + \underline{1}0000000 = -128$

(e) $+17 = \underline{0}0010001 + \underline{1}1110000 + \underline{1}1110011 + \underline{1}1110111 = -34$

(g)
$$+47 = \underline{0}0101111$$
 (h) $-15 = \underline{1}1110001$ $+36 = \underline{0}0100100$ $+ \underline{0}0000000 = 0$

(i)
$$+17 = \underline{0}0010001$$

 $-17 = \underline{1}1101111$
 $+\underline{0}0000000 = 0$

(j) Same as (i).

6-10 (a)
$$+37 = 00100101 +95 = 01011111 + 10000100 (Sign bit=1 indicates overflow.)$$

(b)
$$-95 = \underline{1}0100001 + (-37) = \underline{1}1011011 + \underline{0}1111100$$
 (Sign bit=0 indicates overflow.)

(c)
$$-37 = \underline{1}1011011 + (-95) = \underline{1}0100001 + \underline{0}1111100$$
 (Sign bit=0 indicates overflow.)

(a)
$$7x5-35$$
 (b) $11x11=121$ (c) $5.625x6.25=35.15625$

111 1011 $x = 1011$ $x = 101.101$
 $x = 101$ $x = 101.101$

111 0000 $x = 1011$ $x = 101.101$

10001 $x = 1011$ $x = 101101$

101101 $x = 101101$


101101 $x = 101101$

101101 $x = 101101$

100011.00101=35.15625

(d) 0.8125x0.6875=0.55859375


22.8125/1.5=15.1875



(e) 1100011/1001 = 1011


(f) 100111011/1111 = 10101

	f)	0110 0101	0010 1001	0011 1001				
	+_							
		1011 0110	1011 0110	1100 0110				
	0001	0010	0010	0010 _(BCD)				
	g)	0101	0101	0101				
	+_	0010	0111	0100				
		0111	1100	1001				
		0000	0110	0000				
	-	1000	0010	1001 _(BCD)				
	h)	0100	1000	0111				
		0001	0001	0110				
	+_	0101	1001	1101				
		0000	0000	0110				
		0101	1010	0011				
		0000	0110	0000				
_		0110	0000	0011(BCD)				
6-14	(b) (c) (d) (e) (f) (g)	3E91 + 2 91B + 6F ABC + D 2FFE + FFF + 0F D191 + 4 5C74 + 2 39F0 + 4	F2 = 100 EF = 18 0002 = FF = 10 AAAB = 22BA =	0D 3AB 3000 FE 17C3C 7F2E				
6-15	(a) 3l	E91 F93		([3E91 D06D (2's comp	olement)	(b) 91B	
	 (Igno	re carry) -:	>	+_	 0EFE	,	 (Ignore carry) ->	+
	(c)			03 FF		(d)	0200	FFFD
	(Igr	 nore carry))>	+ <u> </u>		- (Igr	nore carry)>	+ 101FD
	(e)			F0 10 +	01	(f)	2F00	
	(Igno	re carry)	>	100				EF00



6-17 (a)
$$77_{16} = 119_{10}$$
 (b) $77_{16} = +119_{10}$ (c) $E5_{16} = 229_{10}$; $E5_{16} = -27_{10}$

6-18 One possibility is to convert each EX-OR to its NAND equivalents shown below:



Then, convert ANDs and OR gate for C_{OUT} to their equivalent NAND representation.

6-19


A	В	SUM	CARRY	
0 0 1 1	0 1 0 1	0 1 1 0	ŏ	SUM = AB + AB = A@B CARRY = AB

6-21


$$+0101 \ [B]$$
 $+1011 \ [B]$ $+1011 \ [B]$ $+1010 \ [S]$ $+10000 \ [S]$ $+1010 \ [A]$

6-22 After the PGT of the LOAD pulse, the FFs in the B register require 30ns to produce proper levels to the FAs. The FAs produce stable outputs in 4x40ns or 160ns (allowing for carry propagation). These outputs have to be present at the inputs of the A register for 10ns (set-up time) before the PGT of the TRANSFER pulse. The total time, then, is 200ns.

6-23 Overflow Circuit




6-24 One possibility:




Final expression for C3 can be put into S-of-P form by multiplying all terms out. This results in a circuit with TWO levels of gating. The arrangement of Figure 6.9 requires that A0, B0, and C0 propagate through as many as 6 levels of gates before producing C3.

6-26 A[7..0] = 11101100; B[7..0] = 01000011; C8 = 1;
$$\Sigma$$
[7..0] = 00101111

- **6-27** (a) SUM = 0111
- (b) SUM = 1010 (-6)
- (c) SUM = 1100 (-4)



(b)




No Overflow


No Overflow

No Overflow

- 6-30 (a) No Overflow
- (b) No Overflow
- (c) Overflow
- 6-31 Three 74HC00 chips will have a total of twelve 2-input NAND gates.
 - I. Replace all of the 2-input AND gates (gates 1, 2, 3, 4, 5, 6, 7, and 8) with 2-input NAND gates.
 - II. Replace all of the 2-input OR gates (gates 9, 10, 11, and 12) with 2-input NAND gates.
- 6-32 An EX-OR used as a controlled inverter with X as the control input can be connected as shown below for each B FF.



- **6-33** (a) [S]=011 will select the A plus B operation: [A]=0110; [B]=0011; therefore, F=1001, C_{N+4} =0, OVR=1
 - (b) [S]=001 will select the B minus A operation: [A]=0110; [B]=0011; therefore, F=1101, C_{N+4} =0, OVR=0
 - (c) [S]=010 will select the A minus B operation: [A]=0110; [B]=0011; therefore, F=0011, C_{N+4} =1, OVR=0
- **6-34** [S] = 100 will select the Exclusive-OR operation: [A] = XXXX; [B] = 1111. Therefore, F = [A].
- **6-35** (a) [S] = 110 will select the AND operation: [A] = 10101100; [B] = 00001111; therefore, Σ =00001100.
 - (b) [S] = 100 will select the Exclusive-OR operation:[A] = 11101110; [B] = 00110010; therefore, Σ =11011100.
- [S] = 100 to select the Exclusive-OR operation. Thus, the Σ outputs will be zero when [A] = [B]. The NORed result of the output sums Σ_0 - Σ_7 will indicate whether or not the binary numbers are equal (X=1). The output X of the NOR gate is HIGH when [A]=[B].





- 6-37 (a) After 0010 is transferred into the A register, [A] = 0010.

 After [A] is added to 0011 the result should be 0101. However, because bit A2 is stuck LOW the final results in [A] = 0001.
 - (b) [A] = 1010
 - (c) After 0111 is transferred into the A register, [A] = 0011.

 After [A] is added to 0011 the result should be 0110. However, because bit A2 is stuck LOW the final results in [A] = 0010.
 - (d) [A] = 1011
 - (e) After 1001 is transferred into the A register, [A] = 1001.

 After [A] is added to 0011 the result should be 1100. However, because bit A2 is stuck LOW the final results in [A] = 1000.
- 6-38 The technician most likely connected input C₀ of the 4-bit parallel adder to the ADD signal instead of the SUB signal.
- **6-39** (a) B[3..0] would all be HIGH.
 - (b) C₀ would be HIGH.
 - (c) Σ [3..0] would always contain the value from the accumulator, which would never change because it is adding to the accumulator 1111₂ plus a carry in of 1 resulting in the same value that was in the accumulator.
 - (d) C₄ will always be HIGH.
- **6-40** (a) or (b) example answers





6-42 **AHDL** a [7..0], b[7..0] :INPUT; z[7..0]:OUTPUT; **VHDL** :IN PORT(a, b BIT VECTOR (7 DOWNTO 0; :OUT BIT_VECTOR (7 DOWNTO 0); Z (a) 000100 (b)10111111 (c) 1000100 (d) 1000000 (e) 0101110 6-43 (a) a[3..0] = 0111 (b) b[0] = 0 (c) a[7] = 16-44 (a) 0 (b) 1 (c) 0010110 6-45 6-46 AHDL z[6..0] = a[7..1]z[7] = a[0];**VHDL** $z(6..0) \le a(7..1);$ $z(7) \le a(0);$ 6-47 **AHDL** Z=(B "0000", b[7..4])**VHDL** Z= B "0000" & b(7 DOWNTO 4); 6-48 -- AHDL adder with overflow detection SUBDESIGN prob6 48 AHDL (a[8..1], b[8..1]:INPUT; s[8..1], overflow :OUTPUT) BEGIN s[] = a[] + b[];IF a[8] == GND & b[8] == GND & s[8] == VCCTHEN overflow = VCC; ELSIF a[8] == VCC & b[8] == VCC & s[8] == GNDTHEN overflow = VCC; overflow = GND;ELSE END IF; END; -- VHDL adder with overflow detection ENTITY prob6 48 VHDL IS :IN INTEGER RANGE -128 TO 127; PORT (a, b :OUT INTEGER RANGE -128 TO 127; S overflow :OUT BIT); END prob6_48_VHDL; ARCHITECTURE vhdl OF prob6_48_VHDL IS result :INTEGER RANGE -128 TO 127; SIGNAL BEGIN result <= a + b; s <= result; PROCESS (a, b, result) -- determine overflow

```
BEGIN
   IF a < 0 AND b < 0 AND result >= 0
    THEN overflow <= '1';
   ELSIF a >= 0 AND b >= 0 AND result < 0
   THEN overflow <= '1';
   ELSE overflow <= '0';</pre>
   END IF;
   END PROCESS;
   END;
6-49
   SUBDESIGN prob6_49_AHDL -- 12-bit AHDL adder
         a[12..1] :INPUT; -- augend
b[12..1] :INPUT; -- addend
s[13..1] :OUTPUT;) -- sum
   VARIABLE
         aa[13..1] :NODE;
bb[13..1] :NODE;
                                               -- expanded augend
                                               -- expanded addend
         aa[13..1] = (GND, a[12..1]); -- concatenate zero
         bb[13..1] = (GND, b[12..1]); -- to both operands
         s[13..1] = aa[13..1] + bb[13..1]; -- add
   END:
   ENTITY prob6 49 VHDL IS -- 12-bit VHDL adder
   PORT (
                            :IN INTEGER RANGE 0 TO 4095;
         а
         b
                             :IN INTEGER RANGE 0 TO 4095;
                            :OUT INTEGER RANGE 0 TO 8191
   );
   END prob6 49 VHDL;
   ARCHITECTURE parallel OF prob6 49 VHDL IS
   BEGIN
     s \le a + b;
   END parallel;
6-50
   CONSTANT n = 6; -- set number of bits
   SUBDESIGN prob6 50 AHDL
         a[n..1]
b[n..1]

      a[n..1]
      :INPUT;
      -- n-bit augend

      b[n..1]
      :INPUT;
      -- n-bit addend

      sum[n+1..1]
      :OUTPUT;
      -- n+1-bit answer

                                                      -- n+1-bit answer
   VARIABLE
        aa[n+1..1] :NODE; -- expanded augend bb[n+1..1] :NODE; -- expanded addend
   BEGIN
         END;
```


```
PACKAGE const IS
    CONSTANT n :INTEGER := 6;
                                            -- user gives number of input bits
   CONSTANT m :INTEGER := 2**n; -- compute combinations
CONSTANT p :INTEGER := n+1; -- add extra bit
CONSTANT q :INTEGER := 2**p; -- compute combinations
   END const;
   USE work.const.all;
    ENTITY prob6 50_VHDL IS
    PORT (
            a :IN INTEGER RANGE 0 TO m-1; -- augend b :IN INTEGER RANGE 0 TO m-1; -- addend; sum :OUT INTEGER RANGE 0 TO q-1 -- answer
    );
    END prob6 50 VHDL;
   ARCHITECTURE parameterized OF prob6_50_VHDL IS
    BEGIN
            sum \le a + b;
                                                                      -- calculate sum
    END parameterized;
6-51
        -- 74382 ALU IN VHDL
        -- USING GROUPS of bits (arrays).
        ENTITY prob6_51 IS
        PORT(
                                     :IN bit;
                    cin
                               :IN BIT_VECTOR(2 DOWNTO 0);
:IN BIT_VECTOR(3 DOWNTO 0);
:IN BIT_VECTOR(3 DOWNTO 0);
:OUT BIT_VECTOR(3 DOWNTO 0);
                    S
                    а
                    b
                    f
                    cout
                                    :OUT bit;
                    ovr
                                     :OUT BIT);
        END prob6_51;
        ARCHITECTURE a OF prob6 51 IS
        SIGNAL c
                                     :bit_vector (4 DOWNTO 0); -- carries require 5 bit array
        BEGIN
        PROCESS (a,b,s)
        BEGIN
        CASE s IS
            WHEN "000" =>
                    f \le "0000";
                    cout <= '0':
                    ovr <= '0';
            WHEN B"001" =>
                    c(0) \ll cin;
                    f <= (NOT a) XOR b XOR c(3 DOWNTO 0); -- generate sum
                    c(4 DOWNTO 1) <= ((NOT a) AND b) OR ((NOT A) AND c(3 DOWNTO 0)) OR
                    (b AND c(3 DOWNTO 0));
                    cout \leq c(4);
                                                              -- carry out
```

ovr \leftarrow c(4) XOR c(3); -- generate signed overflow indicator WHEN B"010" => $c(0) \le cin;$ f <= a XOR NOT b XOR c(3 DOWNTO 0); -- generate sum c(4 DOWNTO 1) <= (a AND NOT b) OR (a AND c(3 DOWNTO 0)) OR (NOT b AND c(3 DOWNTO 0)); cout <= c(4); -- carry out ovr \leftarrow c(4) XOR c(3); -- generate signed overflow indicator WHEN B"011" => $c(0) \le cin;$ $f \le a XOR b XOR c(3 DOWNTO 0);$ -- generate sum c(4 DOWNTO 1) <= (a AND b) OR (a AND c(3 DOWNTO 0)) OR (b AND c(3 DOWNTO 0)): $cout \ll c(4)$: -- carry out ovr \leftarrow c(4) XOR c(3); -- generate signed overflow indicator WHEN B"100" => $f \le a XOR b$: cout <= '0'; ovr <= '0'; WHEN B"101" => $f \le a OR b$; cout <= '0': ovr <= '0'; WHEN B"110" => $f \le a AND b$: cout <= '0'; ovr <= '0'; WHEN B"111" => f <= "1111"; cout <= '0'; ovr <= '0'; **END CASE**; **END PROCESS**; END a; % 74382 ALU in AHDL % SUBDESIGN prob6 51 cin :INPUT; -- Carry in -- select operation s[2..0] :INPUT; a[3..0] :INPUT; -- operand A b[3..0] :INPUT; -- operand B -- result f[3..0] :OUTPUT; -- Carry OUT cout :OUTPUT; :OUTPUT: -- overflow ovr VARIABLE c[4..0] :node; -- carry array is 5 bits long! BEGIN CASE s[] IS WHEN B"000" f[] = 0;WHEN B"001" => c[0] = cin;

```
f[] = !a[] $ b[] $ c[3..0];
                                                       -- generate sum
            c[4..1] = (!a[] \& b[]) # (!a[] \& c[3..0]) # (b[] & c[3..0]);
            cout = c[4];
                                                       -- carry out
            ovr = c[4] $ c[3];
                                                       -- generate signed overflow indicator
    WHEN B"010" =>
            c[0] = cin;
            f[] = a[] $ !b[] $ c[3..0];
                                                       -- generate sum
            c[4..1] = (a[] \& !b[]) # (a[] \& c[3..0]) # (!b[] & c[3..0]);
            cout = c[4];
                                                       -- carry out
            ovr = c[4] $ c[3];
                                                       -- generate signed overflow indicator
    WHEN B"011" =>
            c[0] = cin;
            f[] = a[] $ b[] $ c[3..0];
                                                       -- generate sum
            c[4..1] = (a[] \& b[]) # (a[] \& c[3..0]) # (b[] \& c[3..0]);
                                                       -- carry out
            cout = c[4];
            ovr = c[4] $ c[3];
                                                       -- generate signed overflow indicator
    WHEN B"100" =>
            f[] = a[] $ b[];
            cout = GND;
            ovr = GND:
    WHEN B"101" =>
            f[] = a[] # b[];
            cout = GND;
            ovr = GND;
    WHEN B"110" =>
            f[] = a[] & b[];
            cout = GND;
            ovr = GND;
    WHEN B"111" =>
            f[] = B"1111";
            cout = GND;
            ovr = GND;
END CASE;
END;
```

- (a) Full Adder Logic circuit with three inputs and two outputs. The inputs are a carry bit (C_{IN}) from a previous stage, a bit from the Augend, and a bit from the addend, respectively. The outputs are the sum bit produced by the addition of the bit from the addend with the bit from the Augend and the resulted carry (C_{OUT}) bit which will be added to the next stage.
- (b) **2's-Complement Form** Result obtained when a 1 is added to the least significant bit position of a binary number in the 1's-complement form.
- (c) **Arithmetic/Logic Unit** Digital circuit used in computers to perform various arithmetic and logic operations.
- (d) **Sign Bit** Binary bit that is added to the leftmost position of a binary number to indicate whether that number represents a positive or a negative quantity.
- (e) **Overflow** When in the process of adding signed binary numbers a 1 is generated from the MSB position of the number into the sign bit position.
- (f) Accumulator Principal register of an Arithmetic Logic Unit (ALU).


- (g) **Parallel Adder** Digital circuit made from full adders and used to add all the bits from the addend and the Augend together and simultaneously.
- (h) Look-Ahead Carry Ability of some parallel adders to predict, without having to wait for the carry to propagate through the full adders, whether or not a carry bit (C_{OUT}) will be generated as a result of the addition, thus reducing the overall propagation delays.
- (i) **Negation** (2's complementing)- It's the operation of converting a positive binary number to its negative equivalent or a negative binary number to its positive equivalent.
- (j) **B-Register** One of two flip-flop registers used by the ALU (Arithmetic-Logic Unit).




- **6-54** $01001001_2 = 0000000000\underline{0}1001001_2 = +73_{10}$ $101011110_2 = 111111111\underline{1}01011110_2 = -82_{10}$
- 6-55 The general rule used to convert 8-bit to 16-bit signed binary numbers is as follows:
 - 1. If the signed bit of the 8-bit signed number is positive (0), then 8 more 0s are added in front of the 8-bit number thereby, making it a 16-bit number with the same sign as the original 8-bit number.
 - 2. If the signed bit of the 8-bit signed number is negative (1), then 8 more 1s are added in front of the 8-bit number thereby, making it a 16-bit number with the same sign as the original 8-bit number.

CHAPTER SEVEN - Counters and Registers


- **7-1** (a) 250 kHz; 50%
- (b) same as (a) (c) 1 MHz
- (d) 32
- 7-2 Need to divide by 64; use MOD-64, 6-bit counter
- **7-3** 10000₂
- **7-4** (a) 1024
- (b) 250 Hz
- (c) 50%
- (d) 3E8
- 7-5 1000 and 0000 states never occur
- **7-6** (a) 12.5 MHz
- (b) 8.33 MHz
- 7-7 (a) See schematic
- (b) 33 MHz



- **7-8** (a) Add one more FF & gate to Problem 7-7(a) schematic.
- (b) 33 MHz




(a)





- (b) Frequency at D = 100 Hz
- (c) 0010
- (d) 0101
- 7-10

(a)




- (b) Frequency at D = 5000 Hz
- (c) 1000
- (d) 1011
- **7-11** Replace 4-input NAND with a 3-input NAND driving all FF CLRs and whose inputs are Q5, Q4, and Q1.
- 7-12








7-14




7-15 Counter switches states between 000 and 111 on each clock pulse.










7-21

- (a) 0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, & repeat
- (b) MOD-12
- (c) frequency at QD (MSB) is 1/12 of CLK frequency
- (d) 33.3%

- (a) 0000, 0001, 0010, 0011, 0100, 0101, 0110, 1001, 1010, 1011, 1100, 1101, 1110, 0001, & repeat
- (b) MOD-12
- (c) frequency at QD (MSB) is 1/12 of CLK frequency
- (d) 50%


7-23 (a)




- (b) MOD-10
- (c) 10 down to 1
- (d) Can produce MOD-10, but not same sequence.
- **7-24** (a) Output will be 0000 as long as \overline{START} is LOW.
 - (b) Counter will count from 0000 up to 1001 on each CLK pulse and stop at 1001.
 - (c) MOD-10; it is a self-stopping counter not a recycling counter.


7-25

(a)







(a)




(b)




(c)





7-28



7-29


Output:	QA	QB	QC	QD	RCO
Frequency:	3 MHz	1.5 MHz	750 kHz	375 kHz	375 kHz
Duty Cycle:	50%	50%	50%	50%	6.25%

7-30


Output:	QA	QC	QD	RCO
Frequency:	3 MHz	600 kHz	600 kHz	600 kHz
Duty Cycle:	50%	40%	20%	10%

Output QB has an irregular pattern.


- **7-31** Frequency at $f_{out1} = 500 \text{ kHz}$, at $f_{out2} = 100 \text{ kHz}$
- **7-32** Frequency at $f_{out1} = 100 \text{ kHz}$, at $f_{out2} = 10 \text{ kHz}$
- **7-33** 12M/8 = 1.5M 1.5M/10 = 150k 1.5M/15 = 100k




7-34 12M/12 = 1M 12M/15 = 800k 800k/8 = 100k



7-35




7-36




Instructor's Resource Manual - Digual Systems I finciples and Applications - 12 eduton


7-37 MOD-13 counter.




7-38 MOD-10 down counter.




7-39 MOD-7 counter.




7-40 MOD-7 down counter.



7-41 MOD-16 up/down counter.



7-42 MOD-7, self-correcting counter



7-43

(a)
$$JA = \overline{BC}$$
, $KA = 1$, $JB = \overline{CA} + \overline{CA}$, $KB = 1$, $JC = \overline{BA}$, $KC = \overline{B} + \overline{A}$

(b)
$$JA = B\overline{C}$$
, $KA = 1$, $JB = KB = 1$, $JC = KC = B$

7-44

(a)
$$JA = \overline{C}B + C\overline{B}$$
, $KA = 1$, $JB = C\overline{A}$, $KB = C + \overline{A}$, $JC = \overline{B}\overline{A}$, $KC = 1$

(b)
$$JA = B + C$$
, $KA = 1$, $JB = C$, $KB = \overline{A}$, $JC = \overline{B}\overline{A}$, $KC = 1$ (self-correcting)

7-45 $JA = KA = 1, \ JB = C\overline{A} + D\overline{A}, \ KB = \overline{A}, \ JC = D\overline{A}, \ KC = \overline{A}\overline{B}, \ JD = \overline{C}\overline{B}\overline{A}, \ KD = \overline{A}$

7-46 $JA = \overline{C}B + DC + \overline{D}\overline{B}, \quad KA = 1, \quad JB = D\overline{A} + \overline{D}A, \quad KB = C + \overline{D}A + D\overline{A},$ $JC = \overline{A}\overline{B}D + \overline{D}BA, \quad KC = AB + B\overline{D} + D\overline{B}\overline{A}$

7-47 $DA = \overline{A}, DB = BA + \overline{B}\overline{A}, DC = CA + CB + \overline{C}\overline{B}\overline{A}$

7-48 $DA = \overline{A}, DB = \overline{B}A + \overline{B}A, DC = \overline{C}A + \overline{C}B + \overline{D}BA, DD = \overline{D}B + \overline{D}A + \overline{C}BA$

(a)


(b)

```
CLOCK INPUT Clock modulus 13

q[3..0] OUTPUT Q[3..0]
```

```
SUBDESIGN mod13_ahdl
     clock
                       :INPUT;
     q[3..0]
                       :OUTPUT;
                                )
VARIABLE
     q[3..0]
                       :DFF;
BEGIN
     q[].clk = clock;
     IF q[].q == 12 THEN
                                  -- check for terminal state
           q[].d = B"0000";
                                  -- recycle
     ELSE
           q[].d = q[].q + 1;
                              -- increment
     END IF;
END;
```

```
ENTITY mod13_vhdl IS
PORT (
          clock
                      :IN BIT;
                      :OUT INTEGER RANGE 0 TO 15 );
END mod13 vhd1;
ARCHITECTURE vhdl OF mod13 vhdl IS
BEGIN
     PROCESS (clock)
     VARIABLE counter :INTEGER RANGE 0 TO 15;
     BEGIN
           IF (clock'EVENT AND clock = '1') THEN
                 IF (counter = 12) THEN -- terminal state?
                      counter := 0;
                                             -- recycle
                 ELSE counter := counter + 1; -- increment
                 END IF;
           END IF;
           q <= counter;
     END PROCESS;
END vhdl;
```




(a)

```
CLOCK INPUT Clock modulus 25


q[4..0] SOUTPUT Q[4..0]
```

```
SUBDESIGN mod25 ahdl
     clock
                      :INPUT;
     q[4..0]
                       :OUTPUT;
VARIABLE
     q[4..0]
                       :DFF;
BEGIN
     q[].clk = clock;
     IF q[].q == 0 THEN
                                 -- terminal state?
           q[].d = B"11000";
                                  -- recycle
     ELSE
           q[].d = q[].q - 1; -- decrement
     END IF;
END;
```

```
ENTITY mod25 vhdl IS
            clock
                       :IN BIT;
PORT (
                        :OUT INTEGER RANGE 31 DOWNTO 0 );
END mod25 vhdl;
ARCHITECTURE vhdl OF mod25 vhdl IS
BEGIN
      PROCESS (clock)
      VARIABLE counter :INTEGER RANGE 31 DOWNTO 0;
      BEGIN
            IF (clock'EVENT AND clock = '1') THEN
                  IF (counter = 0) THEN -- terminal state?
    counter := 24; -- recycle
                  ELSE counter := counter - 1; -- decrement
                  END IF;
            END IF;
            q <= counter;
      END PROCESS;
END vhdl;
```



```
SUBDESIGN gray_ahdl
   clock, cnt :INPUT;
               :OUTPUT;
    q[3..0]
VARIABLE
           MACHINE OF BITS (q[3..0])
gray:
   WITH STATES (s0 = B"0000", s1 = B"0001", s2 = B"0011", s3 = B"0010",
           s4 = B"0110", s5 = B"0111", s6 = B"0101", s7 = B"0100", s8 = B"1100", s9 = B"1101", s10 = B"1111", s11 = B"1110"
           s12 = B"1010", s13 = B"1011", s14 = B"1001", s15 = B"1000");
BEGIN
   gray.clk = clock;
   IF cnt THEN
       CASE gray IS
           WHEN s0
                              gray = s1;
                       =>
           WHEN s1
                       =>
                               gray = s2;
           WHEN
                 s2
                       =>
                               gray = s3;
                              gray = s4;
           WHEN
                 s3
                       =>
           WHEN
                 s4
                       =>
                               gray = s5;
                              gray = s6;
           WHEN s5
                       =>
           WHEN s6
                       =>
                              gray = s7;
           WHEN
                 s7
                       =>
                              gray = s8;
                              gray = s9;
           WHEN s8
                       =>
           WHEN s9
                       =>
                              gray = s10;
                              gray = s11;
                 s10
           WHEN
                       =>
           WHEN
                 s11
                      =>
                              gray = s12;
                              gray = s13;
           WHEN s12
                      =>
           WHEN s13 =>
                              gray = s14;
           WHEN s14
                              gray = s15;
                      =>
           WHEN s15
                      =>
                               gray = s0;
       END CASE;
   ELSE
       CASE gray IS
                              gray = s0;
           WHEN s0
                     =>
           WHEN s1
                       =>
                              gray = s1;
           WHEN
                 s2
                       =>
                              gray = s2;
                               gray = s3;
           WHEN s3
                       =>
                              gray = s4;
           WHEN s4
           WHEN s5
                              gray = s5;
                       =>
           WHEN
                 s6
                       =>
                              gray = s6;
                              gray = s7;
           WHEN
                 s7
                       =>
           WHEN
                 s8
                       =>
                              gray = s8;
                              gray = s9;
           WHEN
                 s9
                       =>
           WHEN
                 s10
                       =>
                               gray = s10;
                              gray = s11;
           WHEN s11
                      =>
                              gray = s12;
           WHEN s12
                      =>
                              gray = s13;
gray = s14;
           WHEN
                 s13
                      =>
                      =>
           WHEN s14
                              gray = s15;
           WHEN s15 =>
       END CASE;
    END IF;
END;
```



```
ENTITY gray vhdl IS
PORT (clock, cnt :IN BIT;
                                                                       :OUT BIT VECTOR (3 DOWNTO 0) );
                    q
END gray_vhdl;
ARCHITECTURE vhdl OF gray vhdl IS
BEGIN
PROCESS (clock)
VARIABLE seq
                                                  :BIT VECTOR (3 DOWNTO 0);
BEGIN
          IF (clock'EVENT AND clock = '1') THEN
                      IF (cnt = '1') THEN
                                        SE seq IS

WHEN "0000" => seq := "0001";

WHEN "0001" => seq := "0011";

WHEN "0011" => seq := "0010";

WHEN "0010" => seq := "0110";

WHEN "0110" => seq := "0111";

WHEN "0111" => seq := "0101";

WHEN "0100" => seq := "0100";

WHEN "1100" => seq := "1100";

WHEN "1111" => seq := "1111";

WHEN "1111" => seq := "1110";

WHEN "1110" => seq := "1110";

WHEN "1010" => seq := "1010";

WHEN "1010" => seq := "1011";

WHEN "1011" => seq := "1001";

WHEN "1001" => seq := "1000";

D CASE;
                                CASE seq IS
                               END CASE;
                     ELSE

      SE seq IS

      WHEN "0000" =>
      seq := "0000";

      WHEN "0001" =>
      seq := "0011";

      WHEN "0010" =>
      seq := "0010";

      WHEN "0110" =>
      seq := "0110";

      WHEN "0111" =>
      seq := "0111";

      WHEN "0100" =>
      seq := "0100";

      WHEN "1100" =>
      seq := "1100";

      WHEN "1111" =>
      seq := "1111";

      WHEN "1010" =>
      seq := "1010";


      WHEN "1011" =>
      seq := "1011";

      WHEN "1001" =>
      seq := "1001";

      D CASE;
      D CASE;

                                CASE seq IS
                                END CASE;
                    END IF;
         END IF;
         q <= seq;
END PROCESS;
END vhdl;
```

```
SUBDESIGN stepper ahdl
     clock, dir
                       :INPUT;
     q[3..0]
                       :OUTPUT;
VARIABLE
                      :MACHINE OF BITS (q[3..0])
stepper
     WITH STATES (initial = B"0000", s1 = B"0101", s2 = B"0001",
           s3 = B"1001", s4 = B"1000", s5 = B"1010", s6 = B"0010",
           s7 = B"0110", s8 = B"0100");
BEGIN
stepper.clk = clock;
IF dir == VCC THEN
     CASE stepper IS
           WHEN initial
                          => stepper = s1;
           WHEN s1
                           => stepper = s2;
           WHEN s2
                           =>
                                  stepper = s3;
                           =>
           WHEN s3
                                  stepper = s4;
                                stepper = s5;
           WHEN s4
                           =>
                        => stepper = s6;
=> stepper = s7;
=> stepper = s8;
=> stepper = s1;
           WHEN s5
           WHEN s6
           WHEN s7
           WHEN s8
     END CASE;
ELSE
     CASE stepper IS
           WHEN s1 => stepper = s1;
WHEN s1 => stepper = s8;
           WHEN s2
                           => stepper = s1;
           WHEN s3
                           =>
                                  stepper = s2;
                                  stepper = s3;
           WHEN s4
                           =>
                           =>
           WHEN s5
                                  stepper = s4;
                          => stepper = s5;
           WHEN s6
           WHEN s7
                           => stepper = s6;
                         => stepper = s7;
           WHEN s8
     END CASE;
END IF;
END;
```



```
ENTITY stepper vhdl IS
PORT (
         clock, dir :IN BIT;
         q
                                    :OUT BIT VECTOR (3 DOWNTO 0));
END stepper vhdl;
ARCHITECTURE vhdl OF stepper vhdl IS
BEGIN
    PROCESS (clock)
    VARIABLE stepper :BIT VECTOR (3 DOWNTO 0);
         IF (clock'EVENT AND clock= '1')
              IF dir = '0' THEN
                   CASE stepper IS
                       WHEN "0101" => stepper := "0100";
WHEN "0100" => stepper := "0110";
WHEN "0110" => stepper := "0010";
WHEN "0010" => stepper := "1010";
WHEN "1010" => stepper := "1000";
                       WHEN "1000" => stepper := "1001";

WHEN "1001" => stepper := "0001";

WHEN "0001" => stepper := "0101";
                       WHEN OTHERS => stepper := "0101";
                   END CASE;
              ELSIF dir = '1'
                                             THEN
                   CASE stepper IS
                       WHEN "0101" => stepper := "0001";
WHEN "0001" => stepper := "1001";
WHEN "1001" => stepper := "1000";
WHEN "1000" => stepper := "1010";
WHEN "1010" => stepper := "0010";
WHEN "0010" => stepper := "0110";
                       WHEN "0110" => stepper := "0100";
WHEN "0100" => stepper := "0101";
                       WHEN OTHERS => stepper := "0101";
                  END CASE;
             END IF;
         END IF;
         q <= stepper;</pre>
    END PROCESS;
END vhdl;
```

(a)

```
FREQ_IN LPM div by 50

up counter modulus 50

q[5..0]


cout output FREQ_OUT

inst
```


```
SUBDESIGN divide by50 ahdl
      freq in
                        :INPUT;
      freq out
                         :OUTPUT;)
VARIABLE
      divide by[5..0]
                        :DFF;
BEGIN
      divide_by[].clk = freq_in;
      IF divide by[] == 1 \overline{\text{THEN}}
            divide by [].d = 50;
            freq out = VCC;
      ELSE divide by[].d = divide by[].q - 1;
      END IF;
END;
```

```
ENTITY divide by50 vhdl IS
PORT (freq in
                        :IN BIT;
      freq out
                        :OUT BIT);
END divide by50 vhdl;
ARCHITECTURE vhdl OF divide by50 vhdl IS
BEGIN
      PROCESS (freq in)
      VARIABLE divider :INTEGER RANGE 0 TO 50;
      BEGIN
            IF (freq in'EVENT AND freq in='1') THEN
                  IF divider = 1 THEN
                        divider := 50;
                  ELSE
                        divider := divider - 1;
                  END IF;
            END IF;
            IF divider = 1 THEN
                        freq out <= '1';
            ELSE
                        freq out <= '0';
            END IF;
      END PROCESS;
END vhdl;
```





```
SUBDESIGN variable_div_ahdl
     freqin, fselect
                                   :INPUT;
     freqout
                                   :OUTPUT;
VARIABLE
     divider[3..0]
                                   :DFF;
BEGIN
DEFAULTS
     freqout = GND;
END DEFAULTS;
divider[].clk = freqin;
IF fselect == GND THEN
     IF divider[].q == 11  THEN divider[].d = 0; freqout = VCC;
     ELSE
                divider[].d = divider[].q + 1;
     END IF;
ELSE
     IF divider[].q == 4   THEN divider[].d = 0; freqout = VCC;
                 divider[].d = divider[].q + 1;
     ELSE
     END IF;
END IF;
END;
```



```
ENTITY variable div vhdl IS
          freqin, fselect
                               :IN BIT;
PORT (
          freqout
                               :OUT BIT);
END variable_div_vhdl;
ARCHITECTURE vhdl OF variable div vhdl IS
BEGIN
PROCESS (freqin)
VARIABLE
                               :INTEGER RANGE 0 TO 12;
     divider
BEGIN
IF (freqin'EVENT AND freqin = '1') THEN
     IF fselect = '0' THEN
          IF divider = 11 THEN
                                    divider := 0;
               divider := divider + 1;
          END IF;
     ELSE
          IF divider = 4 THEN
                                   divider := 0;
          ELSE divider := divider + 1;
          END IF;
     END IF;
END IF;
ELSE
               freqout <= '0';</pre>
END IF;
END PROCESS;
END;
```

```
SUBDESIGN mod256 ahdl
     clock, clear, load, cntenabl, down, din[7..0] :INPUT;
     q[7..0], term ct
                                                    :OUTPUT;
VARIABLE
     count[7..0]
                                   :DFF;
BEGIN
count[].clk = clock;
count[].clrn = !clear;
IF load THEN count[].d = din[];
ELSIF !cntenabl THEN count[].d = count[].q;
ELSIF !down THEN
     count[].d = count[].q + 1;
     count[].d = count[].q - 1;
END IF;
IF ((count[].q == 0) \& down # (count[].q == 255) \& !down) \& cntenabl
     THEN term ct = VCC;
ELSE term ct = GND;
END IF;
q[] = count[].q;
END;
```

```
ENTITY mod256 vhdl IS
PORT (clock, clear, load, cntenabl, down :IN BIT;
     din
                                          :IN INTEGER RANGE 0 TO 255;
                                          :OUT INTEGER RANGE 0 TO 255;
     term ct
                                          :OUT BIT);
END mod256 vhdl;
ARCHITECTURE vhdl OF mod256 vhdl IS
BEGIN
PROCESS (clock, clear, down)
     VARIABLE count
                                        :INTEGER RANGE 0 TO 255;
     BEGIN
     IF clear = '1' THEN count := 0;
     ELSIF (clock = '1' AND clock'EVENT)
            IF load = '1' THEN count := din;
           ELSIF cntenabl = '1' THEN

IF down = '0' THEN count := count + 1;


Count := count - 1;
                  ELSE
                                     count := count - 1;
                  END IF;
            END IF;
     END IF;
      IF (((count = 0) AND (down = '1')) OR
         ((count = 255) AND (down = '0'))) AND cntenabl = '1'
                  THEN term ct <= '1';
                             term ct <= '0';
     ELSE
     END IF;
     q <= count;
END PROCESS;
END vhdl;
```

```
SUBDESIGN mod1024 ahdl
     clock, clear, load, cntenabl, down, din[9..0]
                                                          :INPUT;
     q[9..0], term ct
                                                           :OUTPUT;
VARIABLE
     count[9..0]
                                  :DFF;
BEGIN
count[].clk = clock;
count[].clrn = !clear;
IF load THEN count[].d = din[];
ELSIF !cntenabl THEN count[].d = count[].q;
ELSIF !down THEN
     count[].d = count[].q + 1;
     count[].d = count[].q - 1;
END IF;
IF ((count[].q == 0) & down # (count[].q == 1023) & !down) & cntenabl
     THEN term ct = VCC;
ELSE term ct = GND;
END IF;
q[] = count[].q;
END;
```


```
ENTITY mod1024 vhdl IS
PORT (clock, clear, load, cntenabl, down :IN BIT;
     din
                                          :IN INTEGER RANGE 0 TO 1023;
                                          :OUT INTEGER RANGE 0 TO 1023;
     term ct
                                          :OUT BIT);
END mod1024 vhdl;
ARCHITECTURE vhdl OF mod1024 vhdl IS
BEGIN
PROCESS (clock, clear, down)
     VARIABLE count
                                      :INTEGER RANGE 0 TO 1023;
     BEGIN
     IF clear = '1' THEN count := 0;
     ELSIF (clock = '1' AND clock'EVENT)
            IF load = '1' THEN count := din;
           ELSIF cntenabl = '1' THEN

IF down = '0' THEN count := count + 1;

Count := count - 1;
                  ELSE
                                    count := count - 1;
                  END IF;
            END IF;
     END IF;
      IF (((count = 0) AND (down = '1')) OR
         ((count = 1023) AND (down = '0'))) AND cntenabl = '1'
                  THEN term_ct <= '1';
                             term ct <= '0';
     ELSE
     END IF;
     q <= count;
END PROCESS;
END vhdl;
```




```
SUBDESIGN mod16 ahdl
     clock, clr, ld, en, din[3..0]
                                        :INPUT;
     q[3..0], term ct
                                        :OUTPUT;
                                                  )
VARIABLE
     count[3..0]
                            :DFF;
BEGIN
     count[].clk = clock;
            !ld
                      THEN count[].d = din[];
            clr
                      THEN count[].d = 0;
     ELSIF
             !en
                     THEN count[].d = count[].q - 1;
     ELSIF
                count[].d = count[].q ;
     ELSE
     END IF;
     IF (count[].q == 0 \& en == GND)
                                        THEN term ct = VCC;
     ELSE
                term ct = GND;
     END IF;
     q[] = count[];
END;
```




```
ENTITY mod16_vhdl IS
PORT( clock, clr, ld, en :IN BIT; din :IN INTEGER RANGE 15 DOWNTO 0;
                                   :OUT INTEGER RANGE 15 DOWNTO 0;
            q
            term ct
                                   :OUT BIT);
END mod16 vhd1;
ARCHITECTURE vhdl OF mod16_vhdl IS
BEGIN
PROCESS (clock, en)
                                   :INTEGER RANGE 15 DOWNTO 0;
     VARIABLE count
            (clock'EVENT AND clock = '1') THEN
      ΙF
            IF ld = '0' THEN count := din;
            ELSIF clr = '1' THEN count := 0;
ELSIF en = '0' THEN count := count - 1;
            END IF;
      END IF;
      IF (count = 0 AND en = '0') THEN term_ct <= '1';</pre>
      ELSE term_ct <= '0';</pre>
      END IF;
      q <= count;
END PROCESS;
END vhdl;
```


7-58 (a)




```
SUBDESIGN mod10 ahdl
     clock, clear, load, enable, up, din[3..0]
                                                      :INPUT;
     q[3..0], term ct
                                                      :OUTPUT;
VARIABLE
     count[3..0]
                                    :DFF;
BEGIN
     count[].clk = clock;
     count[].clrn = clear;
           load THEN count[].d = din[];
     ΙF
     ELSIF enable
                       THEN
            ΙF
                       THEN
                 up
                 IF count[].q == 9 THEN
                              count[].d = 0;
                 ELSE
                              count[].d = count[].q + 1;
                 END IF;
            ELSE
                  IF count[].q == 0 THEN
                             count[].d = 9;
                 ELSE
                              count[].d = count[].q - 1;
                 END IF;
            END IF;
                             count[].d = count[].q;
     ELSE
     END IF;
     IF ((count[].q == 9 \& up) # (count[].q == 0 \& !up)) \& enable
           THEN term ct = VCC;
     ELSE
                term ct = GND;
     END IF;
     q[] = count[];
END;
```




```
ENTITY mod10 vhdl IS
PORT(clock, clear, load, enable, up
                                          :IN BIT;
      din
                                          :IN INTEGER RANGE 0 TO 9;
                                          :OUT INTEGER RANGE 0 TO 9;
      q
      term ct
                                          :OUT BIT);
END mod10 vhdl;
ARCHITECTURE vhdl OF mod10 vhdl IS
PROCESS (clock, clear, enable, up)
VARIABLE count
                                          :INTEGER RANGE 0 TO 9;
BEGIN
            clear = '0' THEN count := 0;
      ΙF
      ELSIF (clock'EVENT AND clock = '1') THEN
                 load = '1' THEN count := din;
            ELSIF enable = '1'
                                 THEN
                       up = '1' THEN
                  ΙF
                        IF count = 9
                                          THEN count := 0;
                        ELSE
                                          count := count + 1;
                        END IF;
                  ELSE
                        IF count = 0
                                          THEN count := 9;
                                          count := count - 1;
                        ELSE
                        END IF;
                  END IF;
            END IF;
      END IF;
      IF ((count = 9 AND up = '1') OR
         (count = 0 AND up = '0')) AND enable = '1'
            THEN term ct <= '1';
                 term ct <= '0';
      ELSE
      END IF;
      q <= count;
END PROCESS;
END vhdl;
```





(a)




3 clock NPUT ones[3.0]

mod10_ahdl mod5_ahdl
clock q[3.0] clock q[2.0] OUTPUT tens[2.0]

a enable clrn output tens[2.0]

```
SUBDESIGN mod10 ahdl
(
      clock, enable, clrn
                                     :INPUT;
      q[3..0], tc
                                     :OUTPUT;
VARIABLE
      q[3..0]
                                     :DFF;
BEGIN
      q[].clk = clock;
      IF q[].q == 9 \& enable THEN tc = VCC;
      ELSE
                                    tc = GND;
      END IF;
      IF !clrn THEN
                                    q[].d = 0;
      ELSIF enable
                        THEN
            IF q[].q == 9 THEN
                                    q[].d = 0;
            ELSE
                                    q[].d = q[].q + 1;
            END IF;
      ELSE
                                    q[].d = q[].q;
      END IF;
END;
```

```
SUBDESIGN mod5 ahdl
     clock, enable, clrn
                                 :INPUT;
     q[2..0], tc
                                  :OUTPUT;
VARIABLE
     q[2..0]
                                   :DFF;
BEGIN
     q[].clk = clock;
     IF q[].q == 4 \& enable THEN tc = VCC;
     ELSE
                                  tc = GND;
     END IF;
     IF !clrn THEN
                                  q[].d = 0;
     ELSIF enable THEN
           IF q[].q == 4 THEN q[].d = 0;
           ELSE
                                  q[].d = q[].q + 1;
           END IF;
                                  q[].d = q[].q;
     ELSE
     END IF;
END;
```



```
ENTITY mod50 vhdl IS
PORT(clock, enable, clrn
                                  :IN BIT;
     tc
                                   :OUT BIT;
                                   :OUT INTEGER RANGE 0 TO 9;
     ones
                                   :OUT INTEGER RANGE 0 TO 4);
     tens
END mod50 vhdl;
ARCHITECTURE vhdl OF mod50 vhdl IS
SIGNAL cascade node
                                  :BIT;
COMPONENT mod10 vhdl
     PORT(clock, enable, clrn :IN BIT;
                                   :OUT BIT;
                                   :OUT INTEGER RANGE 0 TO 9);
     q
END COMPONENT;
COMPONENT mod5 vhdl
     PORT(clock, enable, clrn :IN BIT;
     tc
                                   :OUT BIT;
                                   :OUT INTEGER RANGE 0 TO 4);
END COMPONENT;
BEGIN
digit1: mod10_vhdl PORT MAP (clock => clock, enable => enable,
    clrn => clrn, tc => cascade node, q => ones);
digit2: mod5 vhdl PORT MAP (clock => clock, enable => cascade node,
     clrn => clrn, tc => tc, q => tens);
END vhdl;
```

```
ENTITY mod10 vhdl IS
PORT(clock, enable, clrn
                             :IN BIT;
     tc
                              :OUT BIT;
     q
                               :OUT INTEGER RANGE 0 TO 9);
END mod10 vhdl;
ARCHITECTURE lsd OF mod10_vhdl IS
PROCESS (clock, enable)
VARIABLE count
                               :INTEGER RANGE 0 TO 9;
BEGIN
         (clock'EVENT AND clock = '1') THEN
         IF clrn = '0' THEN count := 0;
          ELSIF enable = '1' THEN
               IF count = 9 THEN count := 0;
                                   count := count + 1;
               ELSE
               END IF;
          END IF;
     IF (count = 9 AND enable = '1')
THEN tc <= '1';
                                         tc <= '0';
     ELSE
     END IF;
     q <= count;
END PROCESS;
END lsd;
_____
ENTITY mod5 vhdl IS
PORT(clock, enable, clrn :IN BIT;
    tc
                               :OUT BIT;
                             :OUT INTEGER RANGE 0 TO 4);
     q
END mod5 vhdl;
ARCHITECTURE msd OF mod5 vhdl IS
PROCESS (clock, enable)
VARIABLE count
                               :INTEGER RANGE 0 TO 4;
BEGIN
          (clock'EVENT AND clock = '1') THEN
     ΙF
          IF clrn = '0' THEN count := 0;
          ELSIF enable = '1' THEN
               IF count = 4 THEN count := 0;
               ELSE
                                   count := count + 1;
               END IF;
          END IF;
     END IF;
     IF (count = 4 AND enable = '1')
THEN tc <= '1';
     ELSE
                                    tc <= '0';
     END IF;
     q <= count;
END PROCESS;
END msd;
```

7-62 (a) LPM mod10dn down counter modulus 10 LOAD sload DONES[3..0] data[3..0] ONES[3..0] q[3..0] clock cout ENABLE cin inst LPM mod10dn down counter sload modulus 10 DTENS[3..0] data[3..0] TENS[3..0] q[3..0] CLOCK clock cout cin inst1 (b) clock OUTPUT → ones[3..0] mod10dn_ahdl mod10dn_ahdl clock > INPUT VCC enable OUTPUT tens[3..0] enable 11 dones[3..0] OUTPUT ⊃ tc load 12 dtens[3..0] gii − clock iii─ load 0 = enable # dtens[3..0] D2 dones[3..0] D5 ens[3..0] DO ones[3..0] DO -69 to


```
SUBDESIGN mod10dn_ahdl
     clock, enable, load
                                   :INPUT;
     data[3..0]
                                  :INPUT;
     q[3..0], to
                                   :OUTPUT;
VARIABLE
     q[3..0]
                                   :DFF;
BEGIN
     q[].clk = clock;
     IF q[].q == 0 \& enable THEN tc = VCC;
     ELSE
                                   tc = GND;
     END IF;
     IF load THEN
                                   q[].d = data[];
     ELSIF enable THEN
           IF q[].q == 0 THEN
                                  q[].d = 9;
           ELSE
                                   q[].d = q[].q - 1;
           END IF;
     ELSE
                                   q[].d = q[].q;
     END IF;
END;
```

```
ENTITY mod100dn vhdl IS
PORT(clock, enable, load
                             :IN BIT;
     dtens, dones
                               :IN INTEGER RANGE 0 TO 9;
                               :OUT BIT;
                               :OUT INTEGER RANGE 0 TO 9;
     ones
                               :OUT INTEGER RANGE 0 TO 9);
     tens
END mod100dn vhdl;
ARCHITECTURE vhdl OF mod100dn_vhdl IS
SIGNAL cascade node
COMPONENT mod10dn vhdl
     PORT(clock, enable, load :IN BIT;
     data
                               :IN INTEGER RANGE 0 TO 9;
                                :OUT BIT;
     tc
                                :OUT INTEGER RANGE 0 TO 9);
     q
END COMPONENT;
BEGIN
digit1: mod10dn vhdl PORT MAP (clock => clock,
          enable => enable, load => load, data => dones,
          tc => cascade node, q => ones);
          mod10dn_vhdl PORT MAP (clock => clock,
digit2:
          enable => cascade node, load=> load, data => dtens,
          tc \Rightarrow tc, q \Rightarrow tens);
END vhdl;
_____
ENTITY mod10dn vhdl IS
PORT(clock, enable, load :IN BIT;
     data
                               :IN INTEGER RANGE 0 TO 9;
     tc
                                :OUT BIT;
                               :OUT INTEGER RANGE 0 TO 9);
     q
END mod10dn vhdl;
ARCHITECTURE bcd OF mod10dn vhdl IS
PROCESS (clock, enable)
VARIABLE count
                               :INTEGER RANGE 0 TO 9;
BEGIN
          (clock'EVENT AND clock = '1') THEN
          IF load = '1' THEN count := data;
          ELSIF enable = '1' THEN
               IF count = 0 THEN count := 9;
               ELSE
                                    count := count - 1;
               END IF;
          END IF;
     END IF;
     IF (count = 0 AND enable = '1')
THEN tc <= '1';
                                     tc <= '0';
     END IF;
     q <= count;
END PROCESS;
END bcd;
```


```
SUBDESIGN wash mach delux
          clock, start, full, timesup, dry
                                                                   : INPUT;
                                                              : OUTPUT;
          hotwater valve, coldwater valve, ag mode, sp mode
                                                                                  )
VARIABLE
                    MACHINE
                                         -- "buried" machine
          cycle:
                 WITH STATES (idle, wash fill, wash agitate, wash spin,
                                 rinse_fill, rinse_agitate, rinse spin);
BEGIN
          cycle.clk = clock;
          CASE cycle IS
             WHEN idle =>
                IF start THEN cycle = wash fill;
                                 cycle = idle;
                 ELSE
                 END IF;
             WHEN wash fill =>
                IF full THEN cycle = wash_agitate;
                 ELSE
                                 cycle = wash_fill;
                 END IF;
             WHEN wash agitate =>
                 IF timesup THEN cycle = wash spin;
                 ELSE
                                  cycle = wash agitate;
                END IF;
             WHEN wash spin =>
                IF dry THEN cycle = rinse fill;
                 ELSE
                                cycle = wash_spin;
                END IF;
             WHEN rinse fill =>
                IF full THEN cycle = rinse agitate;
                 ELSE
                                cycle = rinse fill;
                 END IF;
             WHEN rinse agitate =>
                 IF timesup THEN cycle = rinse spin;
                 ELSE
                                  cycle = rinse agitate;
                 END IF;
             WHEN rinse spin =>
                IF dry THEN cycle = idle;
ELSE cycle = rinse_spin;
                 END IF;
             WHEN OTHERS => -- all other states to idle
                cycle = idle;
          END CASE;
          TABLE
             cycle => hotwater_valve, coldwater_valve, ag_mode, sp_m
idle => GND, GND, GND,
wash_fill => VCC, GND, GND, GND;
                          => hotwater_valve, coldwater_valve, ag_mode, sp_mode;
                                          GND,
GND,
GND,
VCC,
GND,
             wash_agitate => GND,
                                                                 VCC,
                                                                           GND;
             wash_spin => GND,
rinse_fill => GND,
                                                                 GND,
                                                                           VCC;
                                                                 GND,
                                                                           GND;
             rinse agitate => GND,
                                                                 VCC,
                                                                           GND;
                                              GND,
             rinse_spin => GND,
                                                                GND,
                                                                           VCC;
          END TABLE;
END;
```

```
ENTITY wash mach delux IS
PORT (clock, start, full, timesup, dry
    (clock, start, full, timesup, dry
hotwater_valve, coldwater_valve, ag_mode, sp_mode :OUT BIT);
END wash mach delux;
ARCHITECTURE vhdl OF wash mach delux IS
TYPE state machine IS (idle, wash fill, wash agitate, wash spin,
                         rinse fill, rinse agitate, rinse spin);
BEGIN
    PROCESS (clock)
    VARIABLE cycle
                                    :state machine;
     IF (clock'EVENT AND clock = '1') THEN
          CASE cycle IS
               WHEN idle =>
                    ELSE
                                        cycle := idle;
                    END IF;
               WHEN wash fill =>
                    ELSE
                                        cycle := wash fill;
                    END IF;
               WHEN wash agitate =>
                    IF timesup = '1' THEN cycle := wash spin;
                    ELSE
                                        cycle := wash agitate;
                    END IF;
               WHEN wash spin =>
                    \overline{dry} = '1' THEN
                                     cycle := rinse fill;
                    ELSE
                                        cycle := wash spin;
                    END IF;
               WHEN rinse fill =>
                    ELSE
                                        cycle := rinse fill;
                    END IF;
               WHEN rinse agitate =>
                    IF timesup = '1' THEN cycle := rinse spin;
                    ELSE
                                        cycle := rinse agitate;
                    END IF;
               WHEN rinse spin =>
                    ELSE
                                        cycle := rinse spin;
                    END IF;
          END CASE;
     END IF;
```

```
CASE
            cycle IS
                WHEN idle
                                             hotwater valve <= '0';
                                      =>
                                       coldwater valve <= '0';</pre>
                                       ag mode <= '0'; sp mode <= '0';
                                          hotwater_valve <= '1';
                WHEN wash fill
                                       coldwater valve <= '0';</pre>
                                       ag mode <= '0'; sp mode <= '0';
                                             hotwater_valve <= '0';</pre>
                WHEN wash_agitate
                                       coldwater valve <= '0';</pre>
                                       ag mode <= '1'; sp mode <= '0';
                                             hotwater valve <= '0';
                WHEN wash spin
                                       coldwater valve <= '0';</pre>
                                       ag mode <= '0'; sp mode <= '1';
                WHEN rinse fill
                                             hotwater valve <= '0';</pre>
                                       coldwater valve <= '1';</pre>
                                       ag mode <= '0'; sp mode <= '0';
                WHEN rinse agitate
                                             hotwater valve <= '0';</pre>
                                       coldwater valve <= '0';</pre>
                                       ag mode <= '1'; sp mode <= '0';
                                          hotwater valve <= '0';
                WHEN rinse spin
                                       coldwater valve <= '0';</pre>
                                       ag mode <= '0'; sp mode <= '1';
      END CASE;
      END PROCESS;
END vhdl;
```




7-64




7-65 Parallel data transfer; 4 clock pulses are needed to move data on I to Z


↑ CLK	MR	15 – 10	W5 – W0	X5 – X0	Y5 – Y0	Z5 – Z0
X	0	101010	000000	000000	000000	000000
CP1	1	101010	101010	000000	000000	000000
CP2	1	010101	010101	101010	000000	000000
CP3	1	000111	000111	010101	101010	000000
CP4	1	111000	111000	000111	010101	101010
CP5	1	011011	011011	111000	000111	010101
CP6	1	001101	001101	011011	111000	000111
CP7	1	000000	000000	001101	011011	111000
CP8	1	000000	000000	000000	001101	011011

7-66 The register is cleared immediately when Master Reset is active.




7-67 8 clock pulses are needed to serially load a 74166 since there are 8 FFs in the chip.





 Q_7





- asynch. (a)
- True (b)


part	Starting at:	After 1 CLK:	After 2 CLKs:	After 3 CLKs:	After 4 CLKs:
(c)	1011	0111	1111	1111	1111
(d)	1011	0101	0010	0001	0000
(e)	1011	0110	0110	0110	0110
(f)	1011	1011	1011	1011	1011
(g)	1011	0111	1110	1101	1011

7-72

- (a) Loads 00000000.
- (b) Loads 11111111.
- (c) Shifts in a 1.
- (d) Shifts in a 0.
- Output will change states if input is switched to the same logic level (in = out). (e)
- Input logic level must be maintained for at least 8 clock pulses. (f)
- The output will not switch states.
- (g) (h) Output will not switch states until input signal is stable; pulsing input condition will not be recognized.









- **7-76** 1 Hz, 50% duty cycle.
- 7-77 Output of 3-in AND or J, K inputs to FF D shorted to ground, FF D output shorted to ground, CLK input on FF D open, B input to NAND is open.
- 7-78 Output of 2-input AND or J, K inputs shorted to VCC, output from 2-input AND is open.

(a)



```
SUBDESIGN siso8_ahdl
      clk, en, ser
                        :INPUT;
      qout
                        :OUTPUT;
VARIABLE
      q[7..0]
                        :DFF;
BEGIN
      q[].clk = clk;
      qout = q0.q;
      IF (en == GND)
                        THEN
            q[7..0].d = (ser, q[7..1].q);
      ELSE
            q[7..0].d = (q[7..0].q);
      END IF;
END;
```

```
ENTITY siso8 vhdl IS
PORT (
           clk, en, ser
                             :IN BIT;
           qout
                             :OUT BIT
                                       );
END siso8 vhdl;
ARCHITECTURE vhdl OF siso8_vhdl IS
BEGIN
PROCESS (clk)
     VARIABLE q
                             :BIT_VECTOR (7 DOWNTO 0);
     BEGIN
     qout <= q(0);
     IF (clk'EVENT AND clk = '1') THEN
           IF (en = '0') THEN q := (ser & q(7 DOWNTO 1));
           END IF;
     END IF;
END PROCESS;
END vhdl;
```





(a)

(b)

```
SUBDESIGN pipo8_ahdl
    clk, ld, d[7..0]
                              :INPUT;
      q[7..0]
                              :OUTPUT;
VARIABLE
      q[7..0]
                              :DFF;
BEGIN
      q[].clk = clk;
      IF (ld == VCC)
                      THEN
            q[7..0].d = d[7..0];
      ELSE
            q[7..0].d = (q[7..0].q);
      END IF;
END;
```

```
ENTITY pipo8 vhdl IS
PORT (
           clk, ld
                             :IN BIT;
                             :IN BIT VECTOR (7 DOWNTO 0);
            d
                             :OUT BIT VECTOR (7 DOWNTO 0));
END pipo8 vhdl;
ARCHITECTURE vhdl OF pipo8 vhdl IS
BEGIN
PROCESS (clk)
                            :BIT VECTOR (7 DOWNTO 0);
     VARIABLE reg
     BEGIN
     IF (clk'EVENT AND clk = '1') THEN
           IF (ld = '1') THEN reg := d;
            END IF;
     END IF;
     q <= reg;
END PROCESS;
END vhdl;
```





```
SUBDESIGN piso8_ahdl
      clk, sh_ld, clrn, d[7..0]
                                     :INPUT;
      q0
                                     :OUTPUT;
                                                 )
VARIABLE
      q[7..0]
                                     :DFF;
      ser
                                     :NODE;
BEGIN
      q[].clk = clk;
      q[].clrn = clrn;
      ser = GND;
      IF (sh ld == GND) THEN
            q[7..0].d = d[7..0];
      ELSE
            q[7..0].d = (ser, q[7..1].q);
      END IF;
END;
```


```
ENTITY piso8 vhdl IS
PORT (
            clk, sh ld, clrn
                                    :IN BIT;
                                    :IN BIT VECTOR (7 DOWNTO 0);
            d
                                    :OUT BIT);
            q0
END piso8 vhdl;
ARCHITECTURE vhdl OF piso8_vhdl
                                   IS
SIGNAL ser
                                    :BIT;
BEGIN
ser <= '0';
PROCESS (clk, clrn)
     VARIABLE reg
                                    :BIT VECTOR (7 DOWNTO 0);
      BEGIN
      IF clrn = '0' THEN reg := "00000000";
      ELSIF (clk'EVENT AND clk = '1')
            IF (sh ld = '0') THEN reg := d;
            ELSE reg := (ser & reg(7 DOWNTO 1));
            END IF;
      END IF;
      q0 \ll reg(0);
END PROCESS;
END vhdl;
```


20.0us 2.5us 5.0us 7.5us 10.0us 12.5us 15.0us 17.5us 22.5us 25.0us 1 clk **iii**— clm 1 iii≔ sh_ld 1 B5 **a** d[7..0] H B5 F2 БA B5 0 -@ q0 0 @ reg7.Q @L reg6.Q 0 @i reg5.Q 0 @ reg4.Q 0 reg3.Q 0 0 @L reg2.Q 0 @i reg1.Q 0 reg0.Q 7.82 (a) CLOCK reg8 right shift CLEAR sclr OR2 clock Q[7..0] q[7..0] enable SHIFT shiftin inst1 inst SER_IN


(b)

```
SUBDESIGN sipo8 ahdl
     clk, shift, clear, ser_in
                                          :INPUT;
      q[7..0]
                                          :OUTPUT;
                                                    )
VARIABLE
      q[7..0]
                                          :DFF;
BEGIN
      q[].clk = clk;
      IF (clear == VCC) THEN q[] = 0;
      ELSIF (shift == VCC)
            q[7..0].d = (ser in, q[7..1]);
      ELSE
            q[7..0].d = q[7..0].q;
      END IF;
END;
```

```
ENTITY sipo8 vhdl IS
PORT (clk, shift, clear, ser in
                                   :IN BIT;
                                    :OUT BIT VECTOR (7 DOWNTO 0));
     q
END sipo8 vhdl;
ARCHITECTURE vhdl OF sipo8_vhdl IS
BEGIN
PROCESS (clk)
     VARIABLE reg
                                    :BIT_VECTOR (7 DOWNTO 0);
     BEGIN
     IF (clk'EVENT AND clk = '1') THEN
           IF (clear = '1')
                                   THEN reg := "00000000";
           ELSIF (shift = '1')
                                   THEN
                             reg := (ser in & reg(7 DOWNTO 1));
           END IF;
     END IF;
     q <= reg;
END PROCESS;
END vhdl;
```








ENTITY univ_8 vhdl IS PORT (:IN BIT; clock :IN BIT VECTOR (7 DOWNTO 0); -- parallel data in ser_in mode :IN BIT; -- serial data in L or R :IN INTEGER RANGE 0 TO 3; -- 0=hold 1=rt 2=lt 3=load :BUFFER BIT VECTOR (7 DOWNTO 0)); q END univ 8 vhdl; ARCHITECTURE byte OF univ 8 vhdl IS COMPONENT univ shift vhdl PORT (:IN BIT; clock clock :IN BIT;
din :IN BIT_VECTOR (3 DOWNTO 0);
ser_in :IN BIT;
mode :IN INTEGER RANGE 0 TO 3; :OUT BIT VECTOR (3 DOWNTO 0)); q END COMPONENT; SIGNAL ser msn, ser lsn :BIT; BEGIN ser_msn <= ser_in WHEN (mode = 1) ELSE q(3) WHEN (mode = 2) ELSE '0';
ser_lsn <= ser_in WHEN (mode = 2) ELSE q(4) WHEN (mode = 1) ELSE '0';</pre> msn: univ_shift_vhdl PORT MAP (clock => clock, din => din(7 DOWNTO 4), ser in \Rightarrow ser msn, mode \Rightarrow mode, $q \Rightarrow q(7 DOWNTO 4));$ lsn: univ shift vhdl PORT MAP (clock => clock, din => din(3 DOWNTO 0), ser in \Rightarrow ser lsn, mode \Rightarrow mode, $q \Rightarrow q(3 \text{ DOWNTO } 0));$ END byte; _____ ENTITY univ_shift_vhdl IS PORT (:IN BIT; clock din :IN BIT VECTOR (3 DOWNTO 0); ser_in mode :IN BIT; :IN INTEGER RANGE 0 TO 3; :OUT BIT VECTOR (3 DOWNTO 0)); END univ shift vhdl; ARCHITECTURE vhdl OF univ shift vhdl IS BEGIN PROCESS (clock) VARIABLE ff :BIT VECTOR (3 DOWNTO 0); BEGIN IF (clock'EVENT AND clock = '1') THEN CASE mode IS WHEN $0 \Rightarrow ff := ff;$ -- hold data WHEN 1 \Rightarrow ff(2 DOWNTO 0) := ff(3 DOWNTO 1); -- shift right ff(3) := ser in;WHEN 2 \Rightarrow ff(3 DOWNTO $\overline{1}$) := ff(2 DOWNTO 0); -- shift left ff(0) := ser in;WHEN 3 \Rightarrow ff := din; -- parallel load END CASE; END IF; q <= ff; -- update outputs END PROCESS; END vhdl;


```
SUBDESIGN johnson ahdl
      clock, reset
                              :INPUT;
      q[4..0]
                              :OUTPUT;
VARIABLE
                              :DFF;
      q[4..0]
                              :NODE;
      ser
BEGIN
      q[].clk = clock;
      q[].clrn = !reset;
-- due to power-on reset, automatically self-starting
-- design is not self-correcting
      ser = !q0;
      q[4..0].d = (ser, q[4..1].q);
END;
```

```
ENTITY johnson vhdl IS
PORT (
      clock, reset
                            :IN BIT;
                            :OUT BIT VECTOR (4 DOWNTO 0)
      q
);
END johnson_vhdl;
ARCHITECTURE vhdl OF johnson vhdl IS
SIGNAL ser
                             :BIT;
BEGIN
PROCESS (clock)
     VARIABLE reg :BIT VECTOR (4 DOWNTO 0);
     BEGIN
           ser <= NOT reg(0);
           IF (reset = '1') THEN reg := "00000";
           ELSIF (clock'EVENT AND clock = '1') THEN
                 reg := (ser & reg(4 DOWNTO 1));
           END IF;
           q <= reg;
END PROCESS;
END vhdl;
```




```
SUBDESIGN ring ahdl
     clock, hold
                      :INPUT;
     q[7..0]
                      :OUTPUT;
VARIABLE
                     :DFF;
     q[7..0]
                      :NODE;
     ser
BEGIN
     q[].clk = clock;
-- self-starting by filling with ones
     IF q[7..1].q == B"1111111" THEN ser = GND;
     ELSE ser = VCC;
     END IF;
     IF hold THEN q[].d = q[].q;
     ELSE q[7..0].d = (ser, q[7..1].q);
     END IF;
END;
```

```
ENTITY ring vhdl IS
PORT (
     clock, hold
                            :IN BIT;
                             :OUT BIT VECTOR (7 DOWNTO 0)
);
END ring_vhdl;
ARCHITECTURE vhdl OF ring vhdl IS
BEGIN
PROCESS (clock)
                    :BIT VECTOR (7 DOWNTO 0);
     VARIABLE reg
      BEGIN
            -- self-starting by filling with all ones
           IF (reg(7 DOWNTO 1) = "11111111") THEN ser <= '0';</pre>
           ELSE ser <= '1';</pre>
           END IF;
           IF (clock'EVENT AND clock = '1')
                 IF hold = '0' THEN
                       reg(7 DOWNTO 0) := (ser & reg(7 DOWNTO 1));
                 END IF;
           END IF;
     q <= reg;
END PROCESS;
END vhdl;
```



```
% retriggerable, level-sensitive digital one-shot %
SUBDESIGN one shot a
      clock, trigger, reset
                                   :INPUT;
     delay[3..0]
                                    :INPUT;
                                    :OUTPUT;
      q
VARIABLE count[3..0]
                                   :DFF;
BEGIN
     count[].clk = clock;
     count[].clrn = reset;
      IF trigger THEN count[].d = delay[];
     ELSIF count[].q == B"0000" THEN count[].d = B"0000";
     ELSE count[].d = count[].q - 1;
     END IF;
     q = count[].q != B"0000";
END;
```

```
-- retriggerable, level-sensitive digital one-shot
ENTITY one shot v IS
PORT (
      clock, trigger, reset :IN BIT;
                                    :IN INTEGER RANGE 0 TO 15;
      delay
                                    :OUT BIT
      q
);
END one shot v;
ARCHITECTURE vhdl OF one shot v IS
BEGIN
      PROCESS (clock, reset)
      VARIABLE count
                                    : INTEGER RANGE 0 TO 15;
      BEGIN
            IF reset = '0' THEN count := 0;
            ELSIF (clock'EVENT AND clock = '1') THEN
                  IF trigger = '1' THEN count := delay;
                  ELSIF count = 0 THEN count := 0;
                  ELSE count := count - 1;
                  END IF;
            END IF;
            IF count \neq 0
                             THEN q <= '1';
            ELSE q <= '0';</pre>
            END IF;
      END PROCESS;
END vhdl;
```



- (a) Parallel
- (b) Binary
- (c) MOD-8 down
- (d) MOD-10, BCD, decade
- (e) Asynchronous, ripple
- (f) Ring
- (g) Johnson
- (h) All
- (i) Presettable
- (j) Up/down
- (k) Asynchronous, ripple
- (I) MOD-10, BCD, decade
- (m) Synchronous, parallel

155

CHAPTER EIGHT - Integrated-Circuit Logic Families

(Data values used to answer the questions in this chapter were obtained from one of the following sources: Data tables found throughout chapter 8; www.Tl.com)

8-1 (a) Circuit A has $V_{NL} = 0.5V$ and $V_{NH} = 0.6V$.

Circuit B has $V_{NI} = 0.4V$ and $V_{NH} = 0.7V$.

(b) Circuit A because it has lower tp values.

(c) $I_{\text{(Supply)}} = (P_{\text{D}})/(V_{\text{(Supply)}})$

Circuit A has $I_{(Supply)} = 2.67 \text{mA}$, and circuit B has $I_{(Supply)} = 2 \text{mA}$.

8-2 Sample calculations (using max. values) for the 7432 IC:

 $Icc_{(avg)} = (22mA+38mA)/2 = 30mA$

 $PD_{(avg)}$ for the IC = $Icc_{(avg)}xVcc = 30mAx5.25 = 157.5mW$

 $PD_{(avg)}$ for one gate = 157.5mW/4 = 39.37mW

 $tpd_{(avq)} = (t_{PLH} + t_{PHL})/2 = (15ns + 22ns)/2 = 18.5ns$

	IC	PD _(avg.)	tpd(avg.)
(a)	7432	39.37 mW	18.5 ns
(b)	74S32	65.62 mW	7.0 ns
(c)	74LS20	3.93 mW	15.0 ns
(d)	74ALS20	2.61 mW	10.5 ns
(e)	74AS20	14.16 mW	4.75 ns

8-3
$$V_{OH(min)} = 4.9V ; V_{IH(min)} = 3.5V$$

$$V_{OL(max)} = 0.1V ; V_{IL(max)} = 1.0V$$

(a) A positive noise spike can drive the voltage above 1.0 V level if the amplitude is greater than:

$$V_{NL} = V_{IL(max)} - V_{OL(max)}$$

 $V_{NL} = 1.0V - 0.1V = 0.9V$

(b) A negative noise spike can drive the voltage below 3.5V level if the amplitude is greater than:

$$V_{NH} = V_{OH(min)} - V_{IH(min)}$$

 $V_{NH} = 4.9V - 3.5V = 1.4V$

- 8-4 (a) I_{IH}
 - (b) I_{CCH}
 - (c) t_{pHL}
 - (d) V_{NH} (High-state noise margin)
 - (e) Surface mount
 - (f) Current-Sinking Action
 - (g) Fan-out
 - (h) Totem-pole output circuit.
 - (i) Current-sinking transistor
 - (j) 4.75V to 5.25V
 - (k) $V_{OH(min)} = 2.5V$; $V_{IH(min)} = 2.0V$
 - (I) $V_{IL(max)} = 0.8V$; $V_{OL(max)} = 0.5V$
 - (m) Current-sourcing action.

8-5
$$V_{NH} = V_{OH(min)} - V_{IH(min)}$$
; $V_{NL} = V_{IL(max)} - V_{OL(max)}$

(a)
$$V_{NH} = 2.7V$$
 (for LS) - 2.0V (for ALS) = 0.7V

$$V_{NH} = 0.8V$$
 (for ALS) - 0.5V (for LS) = 0.3V

(b)
$$V_{NH} = 2.5V$$
 (for ALS) - 2.0V (for LS) = 0.5V

$$V_{NII} = 0.8V \text{ (for LS)} - 0.4V \text{ (for ALS)} = 0.4V$$

- (c) $V_{NH} = 0.5V$; $V_{NL} = 0.3V$
- (d)74 and 74ALS (from table 8-6 in the textbook)
- **8-6** (a) Maximum number of standard logic inputs that the output of a digital circuit can drive reliably.
 - (b) NANDs and ANDs.
 - (c) Any input to a TTL circuit that is left disconnected (open) is said to be floating.
 - (d) Whenever a totem-pole TTL output goes from a LOW to HIGH, a high-amplitude current spike is drawn from the Vcc supply. This is because for a short period of time (about 2ns) both Q3 and Q4 are conducting. It can cause serious malfunctions during switching transitions unless some type of filtering is used. The most common technique uses small radio frequency capacitors connected from Vcc to Ground to essentially short out these high-frequency spikes.
 - (e) IOL comes from the TTL input that is being driven. IOH goes into the TTL input that is being driven.

8-7 (a) 74AS to 74AS

Fanout in the HIGH state $(2mA/20\mu A) = 100$ Fanout in the LOW state (20mA/.5mA) = 40Therefore, the overall fanout is 40.

(b) **74F to 74F**

Fanout in the HIGH state $(1\text{mA}/20\mu\text{A}) = 50$ Fanout in the LOW state (20mA/.6mA) = 33.3Therefore, the overall fanout is 33.

(c) 74AHC to 74AS

Fanout in the HIGH state $(8mA/20\mu A) = 400$ Fanout in the LOW state (8mA/.5mA) = 16Therefore, the overall fanout is 16.

(d) 74HC to 74ALS

Fanout in the HIGH state $(4mA/20\mu A) = 200$ Fanout in the LOW state (4mA/.1mA) = 40Therefore, the overall fanout is 40.


- 8-8 (a) J and K inputs: 20µA in the HIGH state and 0.4mA in the LOW state.
 - (b) Clock inputs: 80µA in the HIGH state and 0.8mA in the LOW state. Clear inputs: 60µA in the HIGH state and 0.8mA in the LOW state.
 - (c) <u>Fan-Out</u>: $400\mu A$ in the HIGH state and 8mA in the LOW state. In the HIGH state: $400\mu A/80\mu A$ = Five 74LS112s

In the LOW state: 8mA/0.8mA = Ten 74LS112s

HIGH state is more restrictive. Thus, the answer is FIVE.

- **8-9** (a) Fan-Out (74LS37) = 30 standard TTL inputs in the HIGH state and 15 standard TTL inputs in the LOW state.
 - (b) $I_{OI} = 15x1.6mA = 24mA$

8-10 One possibility:



8-11 Tied together 74LS20 inputs act like 1LS input load in the LOW state and as separate LS input loads in the HIGH state. Thus, the 74LS86 output drives only 5LS input loads in the LOW state and 12LS input loads in the HIGH state. This is okay since the 74LS86 fan-out is 20LS input loads both in the HIGH and in the LOW state.

The 74AS86 output can sink in the LOW state 20mA and in the HIGH state it can supply 2mA. The 74AS20 has an input requirement of 0.5mA in the LOW state and 20µA in the HIGH state. Thus, the 74AS86 can drive 100 'AS20 inputs in the HIGH state and 40 'AS20 inputs in the LOW state.

- **8-12** If a positive-going transition is applied to the input of a 74LS04, then the output will change in 10ns (t_{PHI} =10ns).
- 8-13 Case I: 74LS86 output going from LOW to HIGH

 $t_{AV} = t_{PLH} (max 74LS86) + t_{PLH} (max 74LS20) + t_{PLH} (max 74LS20)$

tW = 30ns + 15ns + 15ns = 60ns

Case II: 74LS86 output going from HIGH to LOW.

Same as Case I except use t_{PHL(max 74LS86)} = 22ns.

This gives $t_{PAW} = 52$ ns.

Case I is longer. Thus, answer is 60ns.

Case I: 74ALS86 output going from LOW to HIGH

taw = trl+m=z44.500+tr+(m=z44.520)+tr++m=z44.520

 $t_{W} = 17ns + 10ns + 11ns = 38ns$

Case II: 74ALS86 output going from HIGH to LOW.

Same as Case I except use $t_{PHL (max 74ALS86)} = 12ns$.

This gives $t_{PAW} = 33$ ns.

Case I is longer. Thus, answer is 38ns.

8-14 (a) MR input has an I_{IL} =0.4mA and a $V_{IL(max)}$ =0.8V.

Thus, $R_{max} = V_{IL}(max)/I_{IL}$.

 $R_{\text{max}} = (0.8 \text{V}/0.4 \text{mA}) = 2 \text{K}\Omega$

(b) MR has an $I_{IL}=0.1$ mA and $V_{IL(max)}=0.8$ V.

Thus, $R_{max} = V_{IL(max)}/I_{IL}$.

 $R_{max} = 0.8V/0.1mA = 8K\Omega$.

- **8-15** (a) The circuit is used to convert a 60Hz sinewave to a 60 pps signal. The diode and voltage divider produces a positive half-cycle with reduced amplitude to drive the TTL inverter. The 74LS14 is a Schmitt Trigger which converts the slow changing input to fast-changing pulses.
 - (b) The V_X waveform rides on a 1V baseline produced by I_{IL} of the 74LS14 flowing through the bottom 4.7K Ω resistor to ground. $I_{IL \ (max)} = 0.4$ mA which could produce a maximum voltage of1.88V. In practice, however, I_{IL} will be about half that value. V_X apparently is not dropping below V_{T-} (0.6V-1.1V) needed to produce a HIGH at the 74LS14 output.
- 8-16 (a) Amplitude is too low.

sheet.

- (b) T_P of 10ns is less than $t_W(H)$ =20ns min. value stated on the Texas Instruments data
- (c) Clock LOW time is not given on the data sheet. However, f_{max} is given as 30MHz. Hence, the minimum period for the clock is T=33.3ns. Consequently, $t_W(L) = T t_W(H)$ or 33.3ns-20ns = 13.3ns. Therefore, 10ns is less than $t_W(L)$ =13.3ns minimum.
- **8-17** Noise is probably caused by totem-pole outputs switching from LOW to HIGH and producing ICC spikes. The technician probably forgot to connect de-coupling capacitors from Vcc to ground.
- 8-18 (a) N-channel MOSFET; (b) P-channel MOSFET
- **8-19** (a), (c), (e), (f), (g), (h).
- **8-20** Since power drain increases with both an increase in frequency and V_{DD}, the best choice is (b).
- 8-21 The total power dissipation for the LS04 chip is <u>approximately</u> equal to I_{CCH} x V_{CC(max)} or 2.4mA x 5.25V = 12.6mW. (This approximation neglects 12μA (I_{IH} x 2 inputs x 6 AND gates) supplied by the 74LS04 package.)
- 8-22 $V_{NH} = V_{OH(min)} V_{IH(min)}$: $V_{NH} = 4.9V 2.0V = 2.9V$
- **8-23** Latch-up can be triggered by high-voltage spikes or ringing at the device inputs and outputs.

When latch-up occurs, a large current may flow and destroy the IC.


In order to prevent latch-up, clamping diodes can be connected externally. A well-regulated power supply will minimize spikes on the VDD line. A current-limiting feature will limit current should latch-up occur.

8-24 Calculations (using max. values) for the 74HC20 IC:

ICC(avg) =
$$20\mu$$
A
PD(avg) for the IC = ICC(avg) x Vcc = 20μ Ax6V = 120μ W
PD(avg) for one gate = 120μ W/2 = 60μ W
tpd(avg@6V) = 24 ns

Therefore, when compared with the values calculated in problem 8.2 for TTL, the 74HC20 draws less power and it is slower.

- **8-25** (a) Term used to describe the logic function created when TTL open-collector outputs are tied together.
 - (b) It is a resistor that is used to keep a certain node in a circuit at a specific logic level. It is used to prevent that particular node from floating to an undetermined logic level as well as picking up voltage noises.
 - (c) Open Collector and Tristate outputs.
 - (d) Bus contention is that situation in which the outputs of two or more active devices are placed on the same bus line at the same time.




- **8-27** Output of wired-AND is $\overline{AB} \cdot \overline{CD} \cdot \overline{FG}$. Thus, $X = \overline{\overline{AB} \cdot \overline{CD} \cdot \overline{FG}}$, or X = AB + CD + FG
- **8-28** (a) Tying the output to +5V: As the output changes from HIGH to LOW the sinking-transistor (Q4) will be turned ON while the sourcing-transistor (Q3) turns OFF. If the output is tied to +5V, transistor Q4 will probably be sinking more current than it can handle and therefore be destroyed.
 - (b) Tying the output to ground: This would not cause any damage since the output is switching to a ground potential.
 - (c) Applying an input of 7V: This would cause the PN junction of one of the emitters in the multi-emitter-input transistor to be reversed bias. This reverse biasing is the normal situation when +5V is applied to the input of any TTL gate. Most likely, a slight increase of the reverse leakage current (I_{IH}) would occur.
 - (d) Tying the output to another TTL totem-pole output: If both outputs are ALWAYS at the same level no damage is likely to occur. However, if one output is trying to go to a logic LOW while the other is trying to go to a logic HIGH, then damage is likely to occur to both totem-pole outputs. This situation can cause a relatively high current to flow (55 mA) from Vcc to ground through Q3 of one gate and Q4 of the other.
- **8-29** (a) 5V since the 7406 output is open-collector.
 - (b) Design for nominal LED current = 20 mA. V_{RS} = 5V-2.4V-0.4V=2.2V. R_S = 2.2V/20mA = 110 Ω

- **8-30** (a) \approx +12V. (b) 40mA. (I_{OL(7406)})
 - (c) The input to the 7407 non-inverting buffer will have to be changed from Q to \overline{Q} .
- With <u>DIRECTION = 0</u>, bottom buffer is disabled and upper buffer is enabled, so that signal applied to A will be transmitted to B. With <u>DIRECTION = 1</u>, B is transmitted to A.

8-32 (a)

X	Y	EA	EB	EC	Data on Bus
0	0	0	0	1	С
0	1	0	1	0	В
1	0	0	1	0	В
1	1	1	0	0	A

- (b) Both EA and EC would be activated (HIGH) for X=Y=1.
- **8-33** A 3-bit ring counter
- 8-34




- **8-35** (a) All wires have resistance.
 - (b) When current flows through wires, magnetic fields are produced.
 - (c) Capacitors are two conductors separated by an insulator. All transmission lines are separated from ground by an insulator.
 - (d) Impedance.
 - (e) Load_input.
 - (f) Terminations.
 - (g) Low voltage differential signaling.
 - (h) By switching polarity.
- **8-36** Transmission gate's $R_{on} = 200\Omega$; Transmission gate's $R_{off} = 10^{12}\Omega$

When CONTROL = 1: $V_{OUT} = 5V (22KΩ)/(22KΩ + 68KΩ + 200Ω) = 1.22V$ When CONTROL = 0: $V_{OUT} = 5V (22KΩ)/(22KΩ + 68KΩ + 10^{12}Ω) = 11x10^{-9}V \approx 0 V$

8-37 When C=0, the upper switch is closed so that we have: V_X =(10K Ω /(10K Ω + 200 Ω)) x E_{in.} $V_X \approx e_{IN}$

When C=1, the lower switch is closed so that: V_X = (10K Ω /(10K Ω +10K Ω +200 Ω)) x e $_{IN}$ = 0.5

 e_{IN}



- 8-38 With <u>GAIN SELECT=0</u>, the switch is open so the op-amp gain is -(100KΩ/100KΩ) = -1 With GAIN SELECT=1, the switch is closed so that the op-amp gain is -(100KΩ/50KΩ) = -2
- 8-39 (a) 74HCT
 - (b) Circuit that is designed to take a certain voltage input and translates it to a different voltage output. It is often used to interface circuits of different logic families.
 - (c) Because some CMOS series (i.e. 4000B) have an I_{OL} capability that is not sufficient to drive even one input of the 74 or 74AS series.
 - (d) False.
- **8-40** (c)


+5V.

- **8-41** (a) $I_{OL(4000B)} = 0.4 \text{mA}$; $I_{IL(74AS)} = 2 \text{mA}$. Thus, a 4000B output cannot drive 74AS input directly.
 - (b) $I_{OL(74HC)} = 4mA$; $I_{IL(74AS)} = 2mA$. Thus, a 74HC output can drive 2 (4mA/2mA)

74AS inputs.

- 8-42 1. B input of 74121 is always in logic 1 state.
 - 2. Two unused gates on 4001B chip should have their inputs connected to ground or
 - 3. Fan-out of the top 7400 NAND gate is exceeded.
 - 4. Cannot wire-AND the 7400 NAND gates since they have totem-pole outputs.
 - 5. Total current drain of all chips exceeds the capability of the power supply.
 - 6. 74S112 (TTL) outputs are driving CMOS gates without pull-up resistors.
 - 7. CMOS outputs are driving TTL inputs directly with no buffering.
 - 8. Unused JK inputs of the 74S112 flip-flops should be tied to +5V through pull-up

- **8-43** 1. B input of 74121 is always in logic 1 state (There is NO 74LS121).
 - 2. Cannot wire-AND the 74LS00 NAND gates since they have totem-pole outputs.
 - Unused JK inputs of the 74LS112 flip-flops should be tied to +5V through pull-up resistors.
 - 4. Unused inputs of 74HCT02 cannot be floating.
- The 74HC00 NAND gate is connected to 3 TTL input loads. When the output of the high-speed CMOS gate (74HC00) is LOW, it must be capable of sinking 4.8mA (3x1.6mA). However, according to table 8-12, the 74HC00 has an I_{OL(max)} = 4mA. Eliminating one of the 3 TTL input loads could solve the problem. Simply disconnecting pin 2 from pin 3 of the 7402 and tying it permanently to ground can do this. Thus, the 74HC00 will be sinking 3.2mA (2x1.6mA), which is well within its I_{OL(max)} of 4mA. Note that the 7402 gate is still being used as an inverter.




- **8-46** LM35 voltage out at 38 $^{\circ}$ C is 0.38V. Therefore, R₂=1.5K Ω and R₁=18K Ω .
- **8-47** Use the logic probe to determine if point X can go HIGH when inputs A-F are all LOW. If X can go HIGH, then place the probe on the output of the NAND gate and inject a pulse on H. If the output still stays HIGH, probe input H while injecting the pulse at H. If a pulse is detected at H, the NAND gate is bad. No pulse indication on the probe at H means a hard short (probably on the circuit board).

If point X will not go HIGH when A-F are LOW, inject a pulse at any output of the 74HC05 IC while probing X. If X pulses HIGH, then replace the 74HC05 IC. If the problem persists, there must be an internal short to ground on the NAND gate input. If the probe at X cannot detect a pulse injected anywhere on that node, look for a hard short to ground on the circuit board.

- **8-48** Inject a Pulse anywhere along the trace between the NAND and the flip flop while monitoring the same node with a logic probe. The fact that the probe indicates a constant LOW and does not detect a pulse indicates a hard wire short to ground.
- **8-49** The choice in (b) is a possible fault.

8-50 Output A will be attenuated by $10 \text{K}\Omega/20 \text{K}\Omega = 0.5$ Output B will be attenuated by $10 \text{K}\Omega/40 \text{K}\Omega = 0.25$ Output C will be attenuated by $10 \text{K}\Omega/80 \text{K}\Omega = 0.125$ Output D will be attenuated by $10 \text{K}\Omega/160 \text{K}\Omega = 0.0625$

μs	хз	x 2	X 1	х0	Vout
0	0	0	0	0	0V
10	0	0	1	0	-12V x 0.125V=-1.5V
20	0	1	0	0	-12V x 0.25V=-3.0V
30	0	1	1	1	-12V x (0.25+0.125+0.0625)=-5.25V
40	1	0	1	0	-12V x (0.5+0.125)=-7.50V
50	1	1	1	0	-12V x (0.5+0.25+0.125)=-10.5V
60	1	1	1	1	-12V x (0.5+0.25+0.125+0.0625)=-11.25V
70	1	1	1	1	-12V x (0.5+0.25+0.125+0.0625)=-11.25V
80	1	1	1	0	-12V x (0.5+0.25+0.125)=-10.50V
90	1	1	0	0	-12V x (0.5+0.25)=-9.0V
100	1	0	0	0	-12V x (0.5)=-6V




CHAPTER NINE - MSI Logic Circuits

9-1 (a) All of the outputs are HIGH. (b) $\overline{O}0 = 0$, $\overline{O}1 - \overline{O}7 = 1$ (c) $\overline{O}0 - \overline{O}6 = 1$, $\overline{O}7 = 0$. (d) Same as (a).

- **9-2** Inputs = 6: Outputs = 64
- **9-3** (a) $[\overline{0}6] \rightarrow A2=1, A1=1, A0=0, E3=1, \overline{E2}=0, \overline{E1}=0$
 - (b) $[\overline{O}3] \rightarrow A2=0, A1=1, A0=1, E3=1, \overline{E2}=0, \overline{E}1=0$
 - (c) $[\overline{O}5] \rightarrow A2=1, A1=0, A0=1, E3=1, \overline{E2}=0, \overline{E1}=0$
 - (d) $[\overline{O}0 \text{ and } \overline{O}7]$ -> Only ONE output can be active at a time.

9-4



9-5 Each 74LS293 is connected as a MOD-8 (Q0 not used). The output $\overline{O3}$ will be LOW only when A2 A1 A0 = 011, E3=1, $\overline{E2}$ =0.

This condition is present after the 28th and 29th NGTs of the clock. That is:


$$28_{10} = 011100_2$$

$$29_{10} = 011101_2$$

Thus, $\overline{O3}$ will appear as shown below:





9-6 There are several possible solutions. One is given below.




9-7 (a) When D=0, the C,B and A inputs determine which of the outputs $\overline{O7}$ - $\overline{O0}$ will be activated. With D held HIGH, all of these outputs will be inactive (HIGH) because the input code will be greater than 0111₂ (7₁₀).

(b)





9-9 For Relay K1 to be energized from t_3 to t_5 , tie outputs $\overline{O3}$ and $\overline{O4}$ of 7445 together. For Relay K2 to be energized from t_6 to t_9 tie outputs $\overline{O6}$, $\overline{O7}$ and $\overline{O8}$ of 7445 together. This can be done because the 7445 has open-collector outputs and only one of its outputs will be active (LOW) at any one time.



9-11 (a) With CONTROL=0

Backplane relative to Ground


Segment relative to Backplane
(b) With CONTROL=1

Backplane relative to Ground


Segment relative to Ground

Segment relative to Ground

9-12 The 'g' segment should be active for the following decimal digits: 2,3,4,5,6,8,9.




- **9-13** (a) Encoder (b) Encoder (c) Decoder (d) BCD-to-7-segment decoder (e) Decoder/driver
- **9-14** The 74147 responds to higher-order $\overline{A}8$. Thus, the encoder output will be the complement of the code for 8. That is 1000 = 0111.




9-16 One possible design is shown below:


Comparator




9-17 If the fourth key were actuated, it would be entered into the MSD. For example, if you entered 3095, the 5 would replace the 3 in the MSD so you would see 509 on the displays. The following circuit will prevent the fourth key actuation from having any effect (until CLEAR is again actuated). The PGT at Z will set W=1. This will hold gate output HIGH and prevent further key actuation from clocking the ring counter.



- **9-18** Choice (b) is the only one, which would give the symptoms described. If Q is triggering the X,Y,Z register, a negative-going transition will occur immediately upon the actuation of a digit key. This would cause the shift register to shift and produce a positive-transition at one of the X,Y or Z outputs <u>before</u> the outputs of the encoder have stabilized due to switch bounce.
 - Choice (c) could not be the cause of the symptoms described, since it would trigger the OS more than once for a given key actuation, thereby affecting more than one register.
- **9-19** Choice (a) could cause this symptom because the open input to the OR gate would produce a constant HIGH at its output (for TTL), thereby preventing any clocking of the ring counter. Choice (d) could also cause this symptom. The LOW at Y could pull down the HIGH at Z so that the ring counter stays at 000₂.
- **9-20** (a) Yes. An open would result in a constant HIGH at the D inputs of the FFs. Since this is the LSB, the result would always be an odd-numbered entry.
 - (b) No. OR-gate output would be stuck HIGH, freezing all operation
 - (c) No. Same as (b).
- **9-21** A₂ Bus line is open between IC-Z2 and IC-Z3.
- **9-22** Either the output of the INVERTER or input (2) on the NAND gate of Z4 is internally, or externally shorted to Ground.
- 9-23 (a) Segment 'g' would be much brighter than the other six segments.
 - (b) Segment 'g' of display and/or output transistor of 7446/7447 could burn out.
- 9-24 Inputs D and C to the BCD-to-7-segment decoder/driver have been wired in reversed order.
- **9-25** Segments 'a' and 'b' of the display are always ON. A short between the cathodes of segments 'a' and 'b' must exist.
- **9-26** One possibility: The unused inputs of the remaining XOR gate were left floating (to get 7 XOR gates you need 2 quad 2-input XOR ICs). Most probable cause: Connection **'f'** from the BCD-to-7 segment dec./driver to the XOR gate is open.








9-29

S1	S0	Output
0	0	I ₀
0	1	l <u>2</u>
1	0	l ₁
1	1	lз


The circuit of figure 9.75 functions as a 4-input Multiplexer.








(b)




- **9-32** (b) The total number of connections in the circuit using the Multiplexers is 63, not including Vcc and GND. The total number required for the circuit using separate decoder/drivers and displays for each BCD counter is 66.
- **9-33** Assume counter starts at 000_2 .



9-34 When MSB of counter goes HIGH, it disables the MUX output so that Z=0.




9-35




Therefore, connect I₃, I₅, I₆ and I₇ to Vcc. Connect all other MUX inputs to ground.

9-36



Connect inputs I $_1,$ I $_5,$ I $_8,$ I $_{11},$ I $_{14}$ and I $_{15}$ to Vcc. Connect all other MUX inputs to ground.



9-38 (a)
$$Z = \overline{C} B \overline{A} + D \overline{C} \overline{B} A + \overline{D} C \overline{B} \overline{A}$$


	D=0		D=1	
DCBA	Z	DCBA	Z	I CBA
0000	0	1000	0	$I_0 = 0$
0001	0	1001	1	I ₁ =D
0010	1	1010	1	I ₂ =1
0011	0	1011	0	$I_3=0$
0100	1	1100	0	I ₄ = D
0101	0	1101	0	I ₅ =0
0110	0	1110	0	I ₆ =0
0111	0	1111	0	I ₇ =0

(b)


	D=0		D=1	
DCBA	Z	DCBA	Z	I CBA
0000	4	1000	0	
0000	1 0	1000	0	$I_0 = D$ $I_1 = 0$
0010	1	1010	1	I ₂ =1
0011	1	1011	1	I ₃ =1
0100	1	1100	1	I ₄ =1
0101	1	1101	1	I ₅ =1
0110	0	1110	0	I ₆ =0
0111	0	1111	1	I ₇ =D

- 9-39 (a) Encoder, Multiplexer (b) Multiplexer, Demultiplexer (c) Multiplexer (d) Encoder
 - (e) Decoder, Demultiplexer (f) Demultiplexer (g) Multiplexer


9-40





When A=B=C=0, output \overline{Q}_0 will follow the DATA INPUT; all other outputs stay HIGH.



- 9-42 (a) All of the LEDs will be off.
 - (b) Each LED will flash in sequence (0 through 7) for 0.1s.
 - (c) When the MOD-8 CTR reaches the count of 2 (010), the output of the MUX will be the complement of I2 (LOW). At this time the DEMUX will be active and O2 will be LOW allowing LED #2 to be lit for 0.1s. When the counter reaches the count of 6₁₀ (110₂), which will be 0.4s later, LED #6 will lit for 0.1s. This will continue as the counter sequences through its 8 states.
- 9-43 As the circuit below shows, five lines will go to the remote monitoring panel.










- **9-46** (a) Sensor output 3 will not be allowed to go HIGH when Actuator #3 is activated at the count of 3. This will not allow the counter to be incremented. Thus, the process sequence will be terminated at this time.
 - (b) When Actuator #3 is activated sensor #3 and I₄ of MUX will be HIGH. Since at this time the select inputs of the MUX are at the count of 3₁₀ (011₂) its output will reflect the status of I₃, which is LOW. Thus, the counter won't get incremented and the process sequence will halt.
- 9-47 Clearly, the MSB (Za) of the 74157 MUX (tens) never goes HIGH. A possible cause could be that the connection from MUX (tens) to the BCD-to-7 segment decoder/driver is shorted to ground.
- **9-48** Connections Q₀ and Q₁ of the MOD-8 CTR are reversibly connected to the select inputs of the MUX and DEMUX. This will cause the select inputs to change in the sequence: 0, 2, 1, 3, 4, 6, 5, 7.
- **9-49** There is a short between inputs I_6 and I_7 of the 74HC151 MUX.
- **9-50** By examining the waveforms the following is observed:
- I. All of the signals appear to be correct between t_0 and t_9 , with the O_0 signal containing the serial data from register A, and O_1 containing the serial data from register B.
- II. The O₂ and O₃ outputs are never activated.
- III. Between t₁₀ and t₁₄, the O₀ output, rather than O₂, contains the serial data from register C.
- IV. Between t₁₄ and t₁₈, the O₁ output, rather than O₃, contains the serial data from register D.

It appears that the select inputs of the receiver's DEMUX are selecting only O_0 and O_1 . This would happen if S_1 were stuck in the LOW state. This stuck node could be caused by an internal short to ground at S_1 , Q_1 , or an external short to ground.






9-53 (a) *another solution would be to add a third 74HC85 to the arrangement of figure 9.37(b).



(b)



9-55 By looking at the results at the "Binary output" it can be concluded that a problem exists for the first two BCD conversions (52 and 95), and that the last conversion for the BCD number 27 is without fault. Further investigation can bring to conclusion that for the conversions that exhibit a fault the actual condition of b₀ is always the opposite of what it should be with the exception of the last conversion for the BCD number 27. Now, what than is the major difference between the two first BCD numbers (52, 95) and the last one (27)?


The answer is that the last BCD number (27) is the only one with $A_0=b_0$. Thus, the most probable cause for the fault is b_0 being connected to B_0 instead of A_0 .

9-57 Register C:
$$\overline{OE}_B = 0$$
; $\overline{IE}_C = 1$
Registers A and B: $\overline{OE}_B = \overline{OE}_A = 1$; $\overline{IE}_B = \overline{IE}_A = 0$

The contents of register [C] will be transferred to registers [A] and [B] when a CLOCK pulse is applied.

(b) Since the registers' outputs are all in their HI-Z mode, register A would be loaded with unpredictable data (noise) that would be floating on the Bus.





- 9-60 (a) Set switches at SW3=1, SW2=0, SW1=SW0=1. Make $\overline{Esw} = 0$ and $\overline{IEA} = 0$; all other input and output enables are kept HIGH. Apply CLOCK pulse. Set switches at 0001. Make $\overline{Esw} = 0$ and $\overline{IEB} = 0$. Apply CLOCK pulse. Set switches at 1110. Make $\overline{Esw} = 0$ and $\overline{IEB} = 0$. Apply CLOCK pulse.
 - (b) The 74HC174 register is clocked by the same CLOCK signal as the A, B, C registers. Thus, each time data is transferred to one of these registers, the 74HC174 will latch the same data. Since the last operation transferred 1110 to register C, the 74HC174 will also hold 1110₂.
- 9-61 (a) At t_1 , $\overline{Esw} = 0$ and $\overline{IEA} = 0$ I because of the levels at OS_1 , OS_0 , IS_1 and IS_0 . This will transfer levels from the switches to register A. Thus, $\underline{[A]} = 1001$. The 74HC174 register will also hold 1001_2 . Other registers have 0000_2 . At t_2 , $\overline{OEA} = 0$ and $\overline{IEC} = 0$. Thus, $\underline{[A]} \rightarrow \underline{[C]}$ so that $\underline{[C]} = 1001_2$, as does the 74HC174 register. At t_3 , $\overline{OEC} = 0$ and $\overline{IEB} = 0$. Thus, $\underline{[C]} \rightarrow \underline{[B]}$ so that $\underline{[B]} = 1001$. All registers are now holding 1001_2 .
 - (b) In theory, the answer is "no" because only one decoder output can go LOW at one time, and so only one device's outputs can be enabled. However, in practice there will be a very short overlap interval where two devices' outputs are enabled as the output select code changes from one code to another.
- 9-62 1. Connect Esw from figure 9-67 to the ENABLE input of the 74HC541.
 - 2. Connect S_{W0}-S_{W3} to the inputs of the first four-tristate buffers of the 74HC541 IC. Connect the other four unused inputs of the 74HC541 IC to ground.
- **9-63** (a) 57FA₁₆

To activate the memory module $\overline{O}2$ of the 74LS138 must be LOW. Therefore, A0=0, A1=1, A2=0, E3=1, $\overline{E2}=0$, $\overline{E1}=0$. Thus, CP must go LOW at the same time the address bus has the following:

A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 0 1 0 1 0 x x x x x x x x x x x

- (b) Hence, any address from 5000₁₆ to 57FF₁₆ will be acceptable.
- (c) To activate the memory module O4 of the 74LS138 must be LOW. Therefore, A0=0, A1=0, A2=1, E3=1, $\overline{E2}=0$, $\overline{E1}=0$. Thus, CP must go LOW at the same time the address bus has the following:


A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 1 0 0 1 0 x x x x x x x x x x x x

Thus, any address from 9000₁₆ to 97FF₁₆ will activate the second module.

(d) No. In order for the MPU to READ from or WRITE to both modules at the same time both memory-modules would have to be active at the same time. This is impossible because only one output from the decoder can be active (LOW) at any one time. Therefore, both O2 and O4 of the decoder 74LS138 cannot be LOW at the same

time.

9-64 <u>One possible design is shown below:</u>



```
% BCD TO DECIMAL DECODER SIMILAR TO A 7442 %
SUBDESIGN prob9_65
       a[3..0]
                                                          :INPUT;
                                                                        --binary inputs
       09,08,07,06,05,04,03,02,01,00
                                                          :OUTPUT;
                                                                        --decoded outputs
BEGIN
       DEFAULTS
              O8=VCC;O9=VCC;
              O7=VCC;O6=VCC;O5=VCC;O4=VCC;
                                                                        --defaults all
              O3=VCC;O2=VCC;O1=VCC;O0=VCC;
HIGH out
       END DEFAULTS;
       CASE a[] IS
                      WHEN 0
                                           O0 = GND;
                     WHEN 1
                                    =>
                                           O1 = GND;
                     WHEN 2
                                           O2 = GND;
                                    =>
                                           O3 = GND;
                     WHEN 3
                                    =>
                                           O4 = GND;
                     WHEN 4
                                    =>
                                           O5 = GND;
                     WHEN 5
                                    =>
                     WHEN 6
                                    =>
                                           O6 = GND:
                     WHEN 7
                                           O7 = GND;
                                    =>
                                           O8 = GND;
                     WHEN 8
                                    =>
                     WHEN 9
                                           O9 = GND;
                                    =>
       END CASE;
END;
-- BCD to decimal decoder similar to a 7447
ENTITY prob9_65 IS
PORT (
                                                   :IN BIT VECTOR (3 DOWNTO 0);
              a
              O
                                                   :OUT BIT_VECTOR (9 DOWNTO 0)
       );
END prob9_65;
ARCHITECTURE truth OF prob9_65 IS
       BEGIN
              WITH a SELECT
                     O
                                    "1111111110" WHEN "0000",
                                                                 --O0 active
                             <=
                                    "1111111101" WHEN "0001",
                                                                 --O1 active
                                    "1111111011" WHEN "0010",
                                                                 --O2 active
                                    "1111110111" WHEN "0011",
                                                                 --O3 active
                                    "1111101111" WHEN "0100",
                                                                 --O4 active
                                    "1111011111" WHEN "0101",
                                                                 --O5 active
                                    "1110111111" WHEN "0110",
                                                                 -- O6 active
                                    "1101111111" WHEN "0111",
                                                                 --O7 active
                                    "1011111111" WHEN "1000",
                                                                 --O8 active
                                    "0111111111" WHEN "1001",
                                                                 -- O9 active
                                    "111111111" WHEN OTHERS; --disabled
       END truth;
```

```
9-66
    -- HEX decoder driver for a 7-seg display
    SUBDESIGN prob9_66
            hex[3..0]
                                               :INPUT;
                                                                --4-bit number
            lt, bi, rbi
                                                                -- 3 independent controls
                                               :INPUT;
            a,b,c,d,e,f,g,rbo
                                               :OUTPUT;
                                                                --individual outputs
    BEGIN
            IF !bi THEN
                                                                % blank all %
                     (a,b,c,d,e,f,g,rbo) = (1,1,1,1,1,1,1,0);
            ELSIF
                    !lt THEN
                     (a,b,c,d,e,f,g,rbo) = (0,0,0,0,0,0,0,0,1);
                                                                % test segments %
            ELSIF !rbi & hex[] == 0 THEN
                     (a,b,c,d,e,f,g,rbo) = (1,1,1,1,1,1,1,0);
                                                                % blank leading 0's %
            ELSE
                     TABLE
                                                                % display 7 segment Common Anode pattern %
                     hex[]
                             =>
                                      a,b,c,d,e,f,g,rbo;
                     0
                                               0,0,0,0,0,0,1,1;
                                      =>
                     1
                                               1,0,0,1,1,1,1,1;
                                      =>
                     2
                                               0,0,1,0,0,1,0,1;
                                      =>
                     3
                                               0,0,0,0,1,1,0,1;
                                      =>
                     4
                                               1,0,0,1,1,0,0,1;
                                      =>
                     5
                                               0,1,0,0,1,0,0,1;
                                      =>
                     6
                                               1,1,0,0,0,0,0,1;
                                      =>
                     7
                                               0,0,0,1,1,1,1,1;
                                      =>
                     8
                                               0,0,0,0,0,0,0,1;
                                      =>
                     9
                                               0,0,0,1,1,0,0,1;
                                      =>
                     10
                                               0,0,0,1,0,0,0,1;
                                      =>
                     11
                                               1,1,0,0,0,0,0,1;
                                      =>
                                               1,1,1,0,0,1,0,1;
                     12
                                      =>
                     13
                                      =>
                                               1,0,0,0,0,1,0,1;
                     14
                                      =>
                                              0,1,1,0,0,0,0,1;
                     15
                                              0,1,1,1,0,0,0,1;
                                      =>
                     END TABLE:
            END IF:
    END;
    -- HEX to 7-segment decoder
    ENTITY prob9_66 IS
    PORT (
                                                       :IN INTEGER RANGE 0 TO 15;
            hex
            lt, bi, rbi
                                                       :IN BIT;
            a,b,c,d,e,f,g,rbo
                                                       :OUT BIT;
          );
    END prob9_66;
    ARCHITECTURE vhdl OF prob9_66 IS
    BEGIN
    PROCESS (hex, lt, bi, rbi)
                                                       :BIT_VECTOR (0 TO 6);
    VARIABLE segments
            BEGIN
                     IF bi = '0' THEN
```

```
segments := "1111111";
                                                   rbo <= '0';
                                                                    -- blank all
                    ELSIF lt = '0' THEN
                            segments := "0000000";
                                                    rbo <= '1';
                                                                    -- test segments
                    ELSIF (rbi = '0' AND hex = 0)
                                                    THEN
                            segments := "1111111";
                                                    rbo \le '0';
                                                                    -- blank leading 0's
                    ELSE
                            rbo <= '1';
                            CASE hex IS
                                                                    -- display 7 segment Common Anode pattern
                                    WHEN 0
                                                            segments := "0000001";
                                                    =>
                                    WHEN 1
                                                            segments := "1001111";
                                                    =>
                                    WHEN 2
                                                            segments := "0010010";
                                                    =>
                                                            segments := "0000110";
                                    WHEN 3
                                                    =>
                                                            segments := "1001100";
                                    WHEN 4
                                                    =>
                                    WHEN 5
                                                            segments := "0100100";
                                                    =>
                                                            segments := "1100000";
                                    WHEN 6
                                                    =>
                                    WHEN 7
                                                    =>
                                                            segments := "0001111";
                                    WHEN 8
                                                    =>
                                                            segments := "0000000";
                                    WHEN 9
                                                    =>
                                                            segments := "0001100";
                                    WHEN 10
                                                            segments := "0001000";
                                                    =>
                                    WHEN 11
                                                            segments := "1100000";
                                                    =>
                                    WHEN 12
                                                            segments := "1110010";
                                                    =>
                                                            segments := "1000010";
                                    WHEN 13
                                                    =>
                                                            segments := "0110000";
                                    WHEN 14
                                                    =>
                                    WHEN 15
                                                            segments := "0111000";
                                                    =>
                            END CASE:
                    END IF:
           a \le segments(0);
                                                                    --assign bits of array to output pins
           b \le segments(1);
           c \le segments(2);
           d \le segments(3);
           e \le segments(4);
           f \le segments(5);
           g \le segments(6);
                    END PROCESS;
    END vhdl;
9-67
    % LOW priority encoder. Encodes lowest order input that is activated. %
   SUBDESIGN prob9_67
           sw[9..0], oe
                                            :INPUT;
           d[3..0]
                                            :OUTPUT;
    VARIABLE
            buffers[3..0]
                                            :TRI;
    BEGIN
           ΙF
                    !sw[0] THEN buffers[].in = 0;
           ELSIF
                    !sw[1] THEN buffers[].in = 1;
                                   buffers[].in = 2;
           ELSIF
                    !sw[2]
                           THEN
                    !sw[3] THEN
                                   buffers[].in = 3;
           ELSIF
                                   buffers[].in = 4;
           ELSIF
                    !sw[4] THEN
           ELSIF
                    !sw[5]
                           THEN
                                    buffers[].in = 5;
           ELSIF
                    !sw[6]
                           THEN
                                    buffers[].in = 6;
                   !sw[7] THEN
                                   buffers[].in = 7;
           ELSIF
           ELSIF !sw[8] THEN buffers[].in = 8;
```

ELSIF !sw[9] THEN buffers[].in = 9; **ELSE** buffers[].in = 0; END IF; buffers[].oe = oe & sw[]!=b"11111111111"; -- enable when OE AND key pressed d[] = buffers[].out; -- connect to outputs END; -- LOW Priority encoder LIBRARY ieee; USE ieee.std logic 1164.ALL; ENTITY prob9_67 IS PORT(SW :IN BIT_VECTOR (9 DOWNTO 0); --standard logic not needed oe :IN BIT; --standard logic not needed d :OUT STD LOGIC VECTOR (3 DOWNTO 0) --must use std logic for hi-Z); END prob9_67; ARCHITECTURE a OF prob9_67 IS **BEGIN** <= "ZZZZ" WHEN ((oe = '0') OR (sw = "1111111111")) ELSE"0000" WHEN sw(0) = '0'**ELSE** "0001" WHEN sw(1) = '0'**ELSE** "0010" WHEN sw(2) = '0'**ELSE** "0011" WHEN sw(3) = '0'**ELSE** "0100" WHEN sw(4) = '0'**ELSE** "0101" WHEN sw(5) = '0'**ELSE** "0110" WHEN sw(6) = '0'**ELSE** "0111" WHEN sw(7) = '0'**ELSE** "1000" WHEN sw(8) = '0'**ELSE** "1001" WHEN sw(9) = '0'; END a: 9-68 -- modified Fig9-66 to make an 8-bit comparator SUBDESIGN prob9_68 (a[7..0], b[7..0] :INPUT; gtin, ltin, eqin :INPUT; % cascade inputs % agtb, altb, aeqb :OUTPUT;) % standard cascade inputs: gtin = ltin = GNDeqin = VCC % **BEGIN** a[] > b[] THEN altb = GND;agtb = VCC;aeqb = GND;ELSIF a[] < b[] THEN agtb = GND;altb = VCC; aeqb = GND;ELSE agtb = gtin; altb = ltin;aeqb = eqin;END IF;

END;

```
-- modified Fig9-66 to make an 8-bit comparator
    ENTITY prob9_68 IS
                                             : IN INTEGER RANGE 0 TO 255;
    PORT (a, b
                    gtin, ltin, eqin
                                             : IN BIT;
                                                                      -- cascade inputs
                                             : OUT BIT);
                    agtb, altb, aeqb
    END prob9_68;
                                                      -- standard cascade inputs: gtin = ltin = '0' eqin = '1'
    ARCHITECTURE vhdl OF prob9_68 IS
    BEGIN
            PROCESS (a, b, gtin, ltin, eqin)
            BEGIN
                    IF
                                     a < b THEN
                                                      altb <= '1';
                                                                      agtb <= '0';
                                                                                       aeqb \le '0';
                                                                                       aeqb \le '0';
                    ELSIF
                                     a > b THEN
                                                      altb <= '0';
                                                                      agtb <= '1';
                    ELSE
                                                      altb <= ltin;
                                                                      agtb <= gtin;
                                                                                       aeqb <= eqin;
                    END IF;
            END PROCESS;
    END vhdl;
9-69
    -- A 4-bit binary to 2-digit BCD converter
   SUBDESIGN prob9_69
                    binary[3..0]
                                                      :INPUT;
                    ones[3..0], tens[3..0]
                                                      :OUTPUT;
    )
   BEGIN
            IF binary > 9 THEN
                    tens[] = B''0001'';
                    ones[] = binary[] - 10;
            ELSE tens[] = B''0000'';
                    ones = binary[];
   END:
    -- A 4-bit binary to 2-digit BCD converter
    ENTITY prob9_69 IS
    PORT (binary
                                                      :IN INTEGER RANGE 0 TO 15;
                                                      :buffer INTEGER RANGE 0 TO 9);
                    ones, tens
    END prob9_69;
    ARCHITECTURE vhdl OF prob9_69 IS
    BEGIN
            PROCESS (binary)
            BEGIN
                    IF binary > 9 THEN
                             tens \leq 1;
                             ones <= binary - 10;
                    ELSE
                             tens \leq 0;
                             ones <= binary;
```

```
END IF;
            END PROCESS:
    END vhdl;
9-70
    -- 3-digit BCD to 8-bit binary code converter handles input values 0 - 255
    SUBDESIGN prob9 70
            hundreds[1..0], tens[3..0], ones[3..0]
                                                              :INPUT;
            binary[7..0]
                                                              :OUTPUT;
    )
    VARIABLE timesten[7..0]
                                                              :NODE; % variable for tens digit times 10 %
                     timeshund[7..0]
                                                              :NODE; % variable for hundreds digit times 100 %
    BEGIN
            timeshund[] = (hundreds[], B"000000") + (B"0", hundreds[], B"00000") + (B"0000", hundreds[], B"00");
                             % shift left 6X (times 64) + shift left 5 X (time 32) + shift left 2X (times4) %
            timesten[] = (B"0",tens[],B"000") + (B"000",tens[],B"0");
                             % shift left 3X (times 8) + shift left 1X (times 2) %
            binary[] = timeshund[] + timesten[] + (B"0000",ones[]);
                             % tens digit times 10 + ones digit %
    END;
    -- 3-digit BCD to 8-bit binary code converter handles input values 0 - 255
    ENTITY prob9_70 IS
    PORT (ones, tens
                                                              :IN INTEGER RANGE 0 TO 9;
                    hundreds
                                                              :IN INTEGER RANGE 0 TO 2:
                                                              :OUT INTEGER RANGE 0 TO 255);
                     binary
    END prob9_70;
    ARCHITECTURE vhdl OF prob9_70 IS
    SIGNAL timesten
                                                              :INTEGER RANGE 0 TO 90;
    SIGNAL timeshund
                                                              :INTEGER RANGE 0 TO 200;
    BEGIN
            timeshund
                             <= hundreds * 100;
                             <= tens * 10:
            timesten
                             <= timeshund + timesten + ones;
            binary
    END vhdl;
```

CHAPTER TEN - Digital System Projects Using HDL

- (a) This project is a security system that monitors the open/closed status of a number of doors in the building. The status of each door must be monitored in a remote security shack. When any door is securely closed, the corresponding LED in the guard's shack should be off. When the door is open, the corresponding LED should blink. Specifications for this system:
 - Number of doors: 8
 - Number of LED indicators: 8
 - Blink rate: 2.5 Hz
 - Door sensors: Door open/contacts open, door closed/contacts closed.
 - (b) Three major blocks:
 - MUX
 - Timing and control (counter)
 - DEMUX
 - (c) Block interconnections:

•	MUX	INPUTS:	8 door sensors	(HIGH = OPEN, LOW =
---	-----	---------	----------------	---------------------

CLOSED)

3 binary select lines

OUTPUT: 1 serial data line

• Timing INPUTS: Clock

OUTPUTS: 3 binary select lines counting 0-7

• DEMUX INPUTS: 3 binary select lines

1 serial data line

OUTPUTS: 8 LED drivers (active LOW)

- (d) 20 Hz
- (e) Only one LED will ever be lit at any time.
- **10-3** 24 steps
- **10-3** 4 states = 4 steps x 15° /step = 60° of rotation.
- 10-4 8 states = 8 steps x 7.5° /step = 60° of rotation.
- **10-5** 3 state transitions x 15° /step = 45° of rotation.
- Connect a de-bounced push button switch to the *step* input, a toggle switch to the *dir* input, two toggle switches to the mode (*m*1, *m*0) inputs, and four LEDs to the outputs *cout*.
 - a. set m1, m0 to [0,0] and dir to 0. Apply pulses to step and compare the LED states to Table 10-1 Full step mode. Repeat with dir=1.
 - b. set m1, m0 to [0,1] and dir to 0. Apply pulses to step and compare the LED states to Table 10-1 Wave drive mode.
 - c. set m1, m0 to [1,01] and dir to 0. Apply pulses to step and compare the LED states to Table 10-1 Half step mode.

Set m1, m0 to [1,1]. Connect toggle switches to each of the inputs *Cin*[3..0]. Using a logic probe, monitor each *cout* line while toggling the input switches on *Cin*. Each *Cout* line should follow the corresponding *Cin* line. The step and direction lines should have no effect.

```
10-7
         % Complete stepper motor driver
         MODES: 00 - Full step; 01 - Wave drive; 02 - Half step; 03 - direct drive %
         SUBDESIGN prob10 7
         (
                 step, dir
                                                :INPUT;
                 m[1..0], cin[3..0]
                                                :INPUT;
                 cout[3..0], q[2..0]
                                                :OUTPUT;
         VARIABLE
                 count[2..0]
                                                : DFF;
         BEGIN
                 count[].clk = step;
                 IF dir THEN
                                count[].d = count[].q + 1;
                 ELSE
                                count[].d = count[].q - 1;
                 END IF;
                 q[] = count[].q;
                 IF m[] == 0 THEN
                         TABLE
                                                                       -- FULL STEP
                                count[] =>
                                                cout[];
                                B"000" =>
                                                B"1010";
                                B"001" =>
                                                B"1001":
                                B"010" =>
                                                B"0101";
                                B"011" =>
                                                B"0110";
                                B"100" =>
                                                B"1010":
                                B"101" =>
                                                B"1001";
                                B"110" =>
                                                B"0101";
                                B"111" =>
                                                B"0110";
                         END TABLE;
                 ELSIF m[] == 1 THEN
                         TABLE
                                                                       -- WAVE DRIVE
                                                cout[];
                                count[] =>
                                B"000" =>
                                                B"1000";
                                B"001" =>
                                                B"0001";
                                B"010" =>
                                                B"0100";
                                B"011" =>
                                                B"0010":
                                B"100" =>
                                                B"1000";
                                B"101" =>
                                                B"0001";
                                 B"110" =>
                                                B"0100";
                                B"111" =>
                                                B"0010";
                         END TABLE;
                 ELSIF m[] == 2 THEN
                         TABLE
                                count[] =>
                                                cout∏;
                                                                       -- HALF STEP
                                B"000" =>
                                                B"1010":
                                B"001" =>
                                                B"1000";
                                 B"010" =>
                                                B"1001";
                                B"011" =>
                                                B"0001":
                                B"100" =>
                                                B"0101";
                                 B"101" =>
                                                B"0100";
                                B"110" =>
                                                B"0110";
                                B"111" =>
                                                B"0010";
                         END TABLE;
```

```
ELSE cout[] = cin[];
                                                              --DIRECT DRIVE
       END IF:
END;
-- Universal stepper motor driver
-- MODES: 00 - Full step; 01 - Wave drive; 02 - Half step; 03 - direct drive
       Digital Systems 10th ed
       Tocci Widmer Moss
ENTITY prob10_7 IS
PORT (step, dir
                                                       :IN BIT;
                                                       :IN BIT_VECTOR (1 DOWNTO 0);
                                                       :IN BIT VECTOR (3 DOWNTO 0);
             cin
                                                       :OUT INTEGER RANGE 0 TO 7;
             q
                                                       :OUT BIT_VECTOR (3 DOWNTO 0));
             cout
END prob10 7;
ARCHITECTURE vhdl OF prob10_7 IS
BEGIN
          PROCESS (step)
           VARIABLE count
                                                      :INTEGER RANGE 0 TO 7;
          BEGIN
                      IF (step'EVENT AND step = '1' THEN
                             IF dir = '1' THEN
                                                      count := count + 1;
                             ELSE
                                                      count := count - 1:
                             END IF:
                      END IF:
                      q <= count;
                      IF m = "00"
                                       THEN
                                                                      -- FULL STEP
                             IF
                                       count = 0 THEN cout <= "1010";
                             ELSIF
                                       count = 1 THEN cout <= "1001".
                             ELSIF
                                       count = 2 THEN cout <= "0101";
                                       count = 3 THEN cout <= "0110";
                             ELSIF
                             ELSIF
                                       count = 4 THEN cout <= "1010";
                             ELSIF
                                       count = 5 THEN cout <= "1001";
                                       count = 6 THEN cout <= "0101":
                             ELSIF
                                       count = 7 THEN cout <= "0110";
                             ELSIF
                             END IF;
                      ELSIF m = "01"
                                       THEN
                                                                      -- WAVE DRIVE
                                       count = 0 THEN cout <= "1000";
                             IF
                             ELSIF
                                       count = 1 THEN cout <= "0001":
                             ELSIF
                                       count = 2 THEN cout <= "0100";
                                       count = 3 THEN cout <= "0010";
                             ELSIF
                             ELSIF
                                       count = 4 THEN cout <= "1000";
                             ELSIF
                                       count = 5 THEN cout <= "0001";
                             ELSIF
                                       count = 6 THEN cout <= "0100":
                             ELSIF
                                       count = 7 THEN cout <= "0010";
                             END IF;
                      ELSIF m = "10"
                                       THEN
                                                                      -- HALF STEP
                             IF
                                       count = 0 THEN cout <= "1010";
                             ELSIF
                                       count = 1 THEN cout <= "1000";
                             ELSIF
                                       count = 2 THEN cout <= "1001";
                                       count = 3 THEN cout <= "0001";
                             ELSIF
                             ELSIF
                                       count = 4 THEN cout <= "0101";
```

ELSIF count = 5 THEN cout <= "0100"; count = 6 THEN cout <= "0110"; **ELSIF ELSIF** count = 7 THEN cout <= "0010"; END IF: **ELSE** cout <= cin -- DIRECT DRIVE END IF: **END PROCESS** END vhdl; -- original design by TW Schultz -- modified by NS Widmer 10-8 % Complete stepper motor driver MODES: 00 - Full step; 01 - Wave drive; 02 - Half step; 03 - direct drive % SUBDESIGN prob10_8 step, dir, oe :INPUT; m[1..0], cin[3..0]:INPUT; cout[3..0], q[2..0]:OUTPUT; **VARIABLE** buffers[3..0] : TRI; count[2..0] : DFF; **BEGIN** count[].clk = step; IF dir THEN count[].d = count[].q + 1;**ELSE** count[].d = count[].q - 1;END IF: q[] = count[].q; CASE m[] IS WHEN $0 \Rightarrow$ -- FULL STEP CASE count[] IS WHEN B"000" => buffers[].in = B"1010"; WHEN B"001" => buffers[].in = B"1001"; WHEN B"010" => buffers[].in = B''0101''; WHEN B"011" => buffers[].in = B''0110''; buffers[].in = B"1010"; WHEN B"100" => buffers[].in = B"1001"; WHEN B"101" => WHEN B"110" => buffers[].in = B''0101''; buffers[].in = B"0110"; WHEN B"111" => END CASE; WHEN 1 => CASE count[] IS -- WAVE DRIVE WHEN B"000" => buffers[].in = B"1000"; WHEN B"001" => buffers[].in = B"0001"; WHEN B"010" => buffers[].in = B''0100''; WHEN B"011" => buffers[].in = B''0010''; WHEN B"100" => buffers[].in = B"1000"; WHEN B"101" => buffers[].in = B"0001"; WHEN B"110" => buffers[].in = B''0100''; WHEN B"111" => buffers[].in = B''0010''; END CASE; WHEN $2 \Rightarrow$ CASE count[] IS -- HALF STEP WHEN B"000" => buffers[].in = B"1010"; WHEN B"001" => buffers[].in = B"1000";

WHEN B"010" => buffers[].in = B"1001"; buffers[].in = B''0001''; WHEN B"011" => WHEN B"100" => buffers[].in = B''0101''; WHEN B"101" => buffers[].in = B"0100"; buffers[].in = B''0110''; WHEN B"110" => WHEN B"111" => buffers[].in = B''0010''; END CASE; WHEN 3 = >buffers[].in = cin[]; --DIRECT DRIVE END CASE; cout[]= buffers[].out ; buffers[].oe = oe; END; -- Universal stepper motor driver -- MODES: 00 - Full step; 01 - Wave drive; 02 - Half step; 03 - direct drive Digital Systems 10th ed Tocci Widmer Moss LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY prob10_8 IS PORT (step, dir, oe :IN BIT; :IN BIT_VECTOR (1 DOWNTO 0); m :IN STD_LOGIC_VECTOR (3 DOWNTO 0); cin :OUT INTEGER RANGE 0 TO 7: q :OUT STD_LOGIC_VECTOR (3 DOWNTO 0)); cout END prob10_8; ARCHITECTURE vhdl OF prob10_8 IS **BEGIN** PROCESS (step) :INTEGER RANGE 0 TO 7; VARIABLE count **BEGIN** IF (step'EVENT AND step = '1' THEN IF dir = '1' THEN count := count + 1;**ELSE** count := count - 1;END IF: END IF; $q \le count$; IF oe = '1'**THEN** CASE m IS WHEN "00" => -- FULL STEP CASE count IS WHEN $0 \Rightarrow$ cout <= "1010"; WHEN 1 => cout <= "1001"; WHEN $2 \Rightarrow$ cout <= "0101"; WHEN 3 = >cout <= "0110"; WHEN $4 \Rightarrow$ cout <= "1010"; WHEN 5 => cout <= "1001"; WHEN $6 \Rightarrow$ cout <= "0101"; WHEN 7 => cout <= "0110"; END CASE; WHEN "01" => -- WAVE DRIVE CASE count IS

WHEN $0 \Rightarrow$

cout <= "1000";

```
\begin{array}{lll} & WHEN \ 1 => & cout <= ``0001"; \\ WHEN \ 2 => & cout <= ``0100"; \\ WHEN \ 3 => & cout <= ``0010"; \\ WHEN \ 4 => & cout <= ``1000"; \\ WHEN \ 5 => & cout <= ``0001"; \\ WHEN \ 6 => & cout <= ``0100"; \\ WHEN \ 7 => & cout <= ``0010"; \\ END \ CASE; \end{array}
```

WHEN "10" =>

-- HALF STEP

CASE count IS

```
WHEN 0 \Rightarrow
                  cout <= "1010";
                  cout <= "1000";
WHEN 1 =>
WHEN 2 \Rightarrow
                  cout <= "1001";
WHEN 3 = >
                  cout <= "0001";
WHEN 4 \Rightarrow
                  cout <= "0101";
WHEN 5 \Rightarrow
                  cout <= "0100";
                  cout <= "0110";
WHEN 6 \Rightarrow
WHEN 7 =>
                  cout <= "0010";
```

END CASE;

WHEN "11" => cout <= cin

-- DIRECT DRIVE

END CASE;

ELSE cout <= "ZZZZ";

END IF;

END PROCESS;

END vhdl;

- -- original design by TW Schultz
- -- modified by NS Widmer

10-9

R3	R2	R1	R0
0	1	1	1
1	0	1	1
1	1	0	1
1	1	1	0


10-10 1111

10-11 Yes


10-12 (a) 1011 (b) 10₂ (row 2) (c) 01₂ (row 1) (d) 1001

10-13 No


10-14 DAV



- **10-15** The data goes away (high-Z) before the DAV goes LOW. The high-Z is latched.
- **10-16** (a) 60 clock cycles (b) 600 clock cycles (c) 3600 clock cycles



- 10-17 60 cycles/sec x 60 sec/min x 60 min/hr x 24 hr/day = 5,184,000 cycles/day. This will take a long time to generate a simulation file.
- **10-18** When the set input is active, bypass the prescaler and feed the 60 Hz clock directly into the units of seconds counter.



10-20 (a)

```
q0
                                                                      0
                                                                      0
                                                                                 OUTPUT
                                                               q2
                                                                 q3
                                       mod<sub>10</sub>
                                           down counter
LoadN
                                  sload
                                            modulus 10
                                  data[3..0]
                                                                   q[3..0]
 Data
                                              q[3..0]
                                                                                        > tc
                                 clock
                                                cout
               Clock
                                  cnt_en
               Enable
                                inst
            ClearN ×
               (b)
            SUBDESIGN MOD10
                 data[3..0], loadn, clrn, clk, en
                                                   :INPUT;
                 ones[3..0], tc, zero
                                                                     :OUTPUT;
                                                                                      )
            VARIABLE
                 count[3..0]
                                                                     :DFF;
             BEGIN
                 count[].clk = clk;
                 count[].clrn = clrn;
                                                            -- clear the counter asynch
                 IF loadn == 0 THEN count[].d = data[]; -- load the counter
                 ELSIF en THEN
                          IF count[].q == 0 THEN count[].d = 9;
                                                                     -- reset to 9
                                                                             --tc = VCC;
                         ELSE count[].d = count[].q - 1;
                                                                             -- increment
                          END IF;
                 ELSE count[].d = count[].q;
                                                                     -- hold
                 END IF;
                 IF count[] == 0 THEN zero = VCC;
                 END IF;
                 tc = en & count[].q == 0;
                 ones[] = count[].q;
             END;
```

```
(c)
      ENTITY mod10 IS
     PORT
     ( data
                 :IN INTEGER RANGE 0 TO 9;
         loadn, clrn, clk, en
                                :IN BIT;
         ones :OUT INTEGER RANGE 0 TO 9;
         tc, zero
                                        :OUT BIT);
     END mod10;
     ARCHITECTURE digit of MOD10 IS
       BEGIN
         PROCESS (clk, clrn)
         VARIABLE
                        count :INTEGER RANGE 0 TO 9;
                 BEGIN
                        IF clrn = '0' THEN count := 0; -- asynch clear
                        ELSIF (clk'EVENT AND clk = '1') THEN -- look for PGT
                                IF loadn = '0' THEN count := data; -- load data
                                ELSIF en = '1' THEN
                                        IF count = 0 THEN count:= 9;
                                                                      -- start over at 9
                                        ELSE count := count - 1; -- count down
                                        END IF;
                                END IF;
                        END IF;
                        IF count = 0 THEN zero <= '1'; -- mimimum limit of 0
                        ELSE zero <= '0';
                        END IF;
                        IF en = '1' AND count = 0 THEN tc <= '1'; -- mimimum AND enabled
                        ELSE tc <= '0';
                        END IF;
         ones <= count;
         END PROCESS;
       END digit;
10-21 (a)
      SUBDESIGN
                        ENCODER
         key[9..0], clk, enablen :INPUT; -- Individual inputs to encode, clock 10Hz
         D[3..0]
                        :OUTPUT;
                                                       -- Encoded data out
         pgt_1Hz, loadn :OUTPUT;
                                                       -- Data available strobe
      VARIABLE debounce[2..0] :DFF; -- make a non recycling counter 0-7
                        div10[6..0]
                                               :DFF; -- divide by 100
      BEGIN
      -----MOD 100 to produce 1 Hz out ------
         div10[].clk = clk;
         IF div10[].Q < 99 THEN div10[].D = div10[].Q + 1; -- count up mod 10
```

```
ELSE div10[].D = 0;
                                                 -- synch reset to zero
  END IF;
------Debounce non-recycling counts 0 - 7 and holds. Clears when key released
  debounce[].clk = clk;
  debounce[].clrn = !loadn;
                                 -- clear counter when key released
  IF debounce[].Q < 7 AND loadn == 0 THEN
                  debounce[].D = debounce[].Q + 1;
                                                        -- 0-7 non recycling
  ELSE debounce[].D = debounce[].Q;
                                         -- HOLD
  END IF;
----- Multiplexer to select clock signal for counter block -----
  IF enablen == 0 THEN
          pgt 1Hz = debounce[2].q;
                                                         -- MUX action to output pgt
  ELSE
                                 -- CLOCK /100 FOR 1 hZ OUT
          pgt 1Hz = div10[6].Q;
  END IF;
          Priority key encoder for 0 - 9 with active LOW load strobe
                THEN D[] = 9;
  IF
          key9
  ELSIF key8 THEN
                          D[] = 8;
  ELSIF key7 THEN
                          D[] = 7;
  ELSIF key6 THEN
                          D[] = 6;
  ELSIF key5 THEN
                          D[] = 5;
  ELSIF key4 THEN
                          D[] = 4;
  ELSIF key3 THEN
                          D[] = 3;
  ELSIF key2 THEN
                          D[] = 2;
  ELSIF key1 THEN
                          D[] = 1;
  ELSIF key0 THEN
                          D[] = 0;
  END IF;
  IF key[] != 0 AND enablen == 0 THEN loadn = GND; -- load is LOW while key pressed
  ELSE loadn = VCC;
  END IF;
END;
(b)
ENTITY encoder IS
PORT (
  clk, enablen
                  :IN BIT;
                                                                --clock 100Hz
  key
                  :IN BIT VECTOR (9 DOWNTO 0); -- Individual inputs to encode,
                          :OUT INTEGER RANGE 0 TO 9; -- Encoded data out
  D
                  :OUT BIT;
  pgt 1Hz
                  :BUFFER BIT);
                                                         -- Data available strobe
  loadn
END encoder;
ARCHITECTURE vhdl OF encoder IS
BEGIN
  PROCESS (clk)
```

```
VARIABLE
                                                               -- delay between key press and
                         debounce: INTEGER RANGE 0 TO 7;
PGT
                                                               -- mod 100 to produce 1 HZ out
          VARIABLE
                         div100 :INTEGER RANGE 0 TO 99;
          BEGIN
                  IF ( clk'EVENT AND clk = '1') THEN
---- CONTROL LOAD STROBE
                         IF key /= "0000000000" AND enablen = '0' THEN -- any keys pressed
                                 loadn <= '0';
                                                -- activate load
                                                -- deactivate load
                         ELSE loadn <= '1';
                         END IF:
---- DEFINE DEBOUNCE COUNTER AS 0-7 NON RECYCLING: CLEARS WHEN NO KEYS PRESSED
                         IF loadn = '1' THEN debounce := 0;
                                                              -- clear debounce counter
                         ELSIF debounce < 7 THEN
                                        debounce := debounce + 1;
                         ELSE debounce := 7; -- non recycling. stops at 7
                         END IF;
---- DEFING MOD 100 TO PRODUCE 1 HZ OUT
                                                       -- MOD 100 counter
                         IF div100 < 99 THEN
                                 div100 := div100 + 1;
                         ELSE div100 := 0;
                         END IF;
--- MULITPLEXER CHOOSES BETWEEN DEBOUNCE OUTPUT AND 1 hZ CLOCK
                         IF enablen = '0' THEN
                                 IF debounce < 4 THEN pgt_1Hz <= '0';</pre>
       -- OUTPUT pgt FOR COUNTER BLOCK
                                 ELSE pgt_1Hz <= '1';
                                 END IF;
                         ELSE
                                 IF div100 < 64 THEN pgt 1Hz <= '0'; -- OUTPUT 1 HZ
                                 ELSE pgt_1Hz <= '1';
                                 END IF;
                         END IF;
                  END IF;
          END PROCESS;
-- Priority key encoder for 0 - 9
          d <=
                         WHEN key(9) = '1' ELSE
                         8
                                 WHEN key(8) = '1' ELSE
                         7
                                 WHEN key(7) = '1' ELSE
                         6
                                 WHEN key(6) = '1' ELSE
                         5
                                 WHEN key(5) = '1' ELSE
                         4
                                 WHEN key(4) = '1' ELSE
                         3
                                 WHEN key(3) = '1' ELSE
                                 WHEN key(2) = '1' ELSE
                         2
                         1
                                 WHEN key(1) = '1' ELSE
                         0
                                 WHEN key(0) = '1';
END VHDL;
```

10-22 (a)

```
startn NOT S-R LATCH

door_closed NPUT VCC Inst5

timer_done NOT Inst4

NOT Inst12

RESET NOR2

Q QUITPUT magnetron
```

```
(b)
     SUBDESIGN control
         startn, stopn, clearn, door_closed, timer_done :INPUT;
         magnetron
                                                         :OUTPUT; -- HIGH = ON
     VARIABLE
                                 -- use DFF for asynchronous preset and clear features
         cook
                 :DFF;
     BEGIN
         cook.clk = GND;
                                 -- just using asynch inputs. Not using clock or D
         cook.d = GND;
         cook.prn = !(!startn & door_closed & !timer_done);
             -- start only if door closed w/time on clock
         cook.clrn = !(!stopn # !clearn # !door_closed # timer_done);
              -- turn off mag under these circumstances
         magnetron = cook.q; -- connect DFF output to block output port
     END;
(c)
     ENTITY control IS
     PORT
          (startn, stopn, clearn, door closed, timer done :IN BIT; -- n suffix designates active
     LOW.
                                                          :BUFFER BIT); -- HIGH = ON
                 magnetron
     END control;
     ARCHITECTURE on_off OF control IS
     BEGIN
         PROCESS (startn, stopn, clearn, door_closed, timer_done)
                 BEGIN
                         IF (startn = '0' AND door closed = '1' AND timer done = '0')
     THEN
                                 magnetron <= '1';
                                                        -- start (set) only if door closed w/time
     on clock
```


```
ELSIF (stopn = '0' OR clearn = '0' OR door_closed = '0' OR
              timer_done = '1') THEN
                                         magnetron <= '0';
                      -- turn off (clear) nukes under these circumstances
                                 ELSE
                                         magnetron <= magnetron;
                                                                         -- stay the same state as it was
              (latch)
                                 END IF;
                         END PROCESS;
              END on_off;
10-23 (a)
        (b)
              SUBDESIGN decode
                  sec_ones[3..0]
                                                                         -- lower digit = seconds
                                                         :INPUT;
                                                                         -- middle digit = 10s of seconds
                 sec_tens[3..0]
                                                         :INPUT;
                  min[3..0]
                                                         :INPUT;
                                                                         -- upper digit = minutes
                                                                         -- active LOW LED drive for 7
                  sec_ones_segs[0..6]
                                                         :OUTPUT;
              segment
                  sec_tens_segs[0..6]
                                                                         -- note order [0..6] <-> [a..g]
                                                         :OUTPUT;
                  min_segs[0..6]
                                                         :OUTPUT;
              BEGIN
                         % NOTE LOW digit always displays zero %
                         TABLE
                                 sec_ones[]
                                                         sec_ones_segs[];
                                                                                 -- Display a zero
                                 0
                                                         =>
                                                                 1;
                                 1
                                                                 H"4f";
                                                         =>
                                 2
                                                                 H"12";
                                                         =>
                                  3
                                                                 H"06";
                                                         =>
                                 4
                                                                 H"4C";
                                                         =>
                                 5
                                                                 H"24";
                                                         =>
                                 6
                                                                 H"20";
                                                         =>
                                 7
                                                                 H"0F";
                                                         =>
                                 8
                                                                 H"00";
                                                         =>
                                 9
                                                                 H"04";
                         END TABLE;
```

```
IF min[] == 0 & sec_tens[] == 0 THEN
                                                                  -- detect leading zeros
                                  sec_tens_segs[] = H"7F";
                                                                  --blank the display
          ELSE
                                                          -- blanking for middle digit
                  TABLE
                          sec_tens[]
                                                          sec_tens_segs[];
                                                  =>
                                                                  -- Display a zero
                          0
                                                  =>
                                                          1;
                          1
                                                          H"4f";
                                                  =>
                                                          H"12";
                          2
                                                  =>
                          3
                                                          H"06";
                                                  =>
                          4
                                                  =>
                                                          H"4C";
                          5
                                                          H"24";
                                                  =>
                          6
                                                          H"20";
                                                  =>
                          7
                                                          H"0F";
                                                  =>
                          8
                                                          H"00";
                                                  =>
                          9
                                                          H"04";
                                                  =>
                  END TABLE;
          END IF;
          TABLE
                  min[]
                                                                  -- This is most significant digit
                                                  min_segs[];
                                          =>
                                                  H"7F";
                  0
                                                                  -- always blank leading zero
                                          =>
                                                  H"4f";
                  1
                                          =>
                  2
                                                  H"12";
                                          =>
                  3
                                                  H"06";
                                          =>
                  4
                                          =>
                                                  H"4C";
                  5
                                                  H"24";
                                          =>
                  6
                                                  H"20";
                                          =>
                  7
                                                  H"0F";
                                          =>
                  8
                                                  H"00";
                                          =>
                  9
                                                  H"04";
                                          =>
          END TABLE;
      END;
(c)
      ENTITY decode IS
      PORT
                                          :IN INTEGER RANGE 0 TO 9;
          lo, mid, hi
              -- lo = seconds, mid= 10s of seconds, hi = minutes
          ha, hb, hc, hd, he, hf, hg
                                          :OUT BIT;
                                                  -- active LOW LED drive: minutes
          ma, mb, mc, md, me, mf, mg
                                          :OUT BIT;
                                                  -- tens of seconds
          la, lb, lc, ld, le, lf, lg
                                          :OUT BIT);
                                                  -- ones of seconds
      END decode;
```

```
ARCHITECTURE display OF decode IS
   SIGNAL losegs: BIT VECTOR (6 DOWNTO 0);
   SIGNAL midsegs, hisegs :BIT_VECTOR (6 DOWNTO 0);
BEGIN
   This section drives the least significant digit
   NOTE LOW digit always displays zero
   WITH Io SELECT
           losegs <=
                          "0000001" WHEN 0,
                                 "1001111" WHEN 1,
                                 "0010010" WHEN 2,
                                 "0000110" WHEN 3,
                                 "1001100" WHEN 4,
                                 "0100100" WHEN 5,
                                 "0100000" WHEN 6,
                                 "0001111" WHEN 7,
                                 "0000000" WHEN 8,
                                 "0000100" WHEN 9,
                                 "111111" WHEN OTHERS;
-- This section drives the middle digit and requires zero blanking logic
   PROCESS(mid, hi)
           BEGIN
                  IF hi = 0 AND mid = 0 THEN
                                                       -- detect leading zeros
                          midsegs <= "1111111";
                                                       --blank the display
                  ELSE
                          CASE mid IS
                                 WHEN 0
                                                =>
                                                       midsegs <="0000001";
   -- Display a zero
                                                       midsegs <="1001111";
                                 WHEN 1
                                                =>
   -- Display 1
                                                       midsegs <="0010010";
                                 WHEN 2
                                                =>
                                 WHEN 3
                                                       midsegs <="0000110";
                                                =>
                                                       midsegs <="1001100";
                                 WHEN 4
                                                =>
                                 WHEN 5
                                                =>
                                                        midsegs <="0100100";
                                 WHEN 6
                                                =>
                                                       midsegs <="0100000";
                                 WHEN 7
                                                =>
                                                       midsegs <="0001111";
                                                       midsegs <="0000000";
                                 WHEN 8
                                                =>
                                                =>
                                                       midsegs <="0000100";
                                 WHEN 9
   -- Display 9
                          END CASE;
                  END IF;
   END PROCESS;
-- This section drives the most significant digit
   WITH hi SELECT
                          "1111111" WHEN 0,
           hisegs <=
                                                -- always blank when zero
                          "1001111" WHEN 1,
```

```
"0010010" WHEN 2,
"0000110" WHEN 3,
"1001100" WHEN 4,
"0100100" WHEN 5,
"0100000" WHEN 6,
"0001111" WHEN 7,
"0000000" WHEN 8,
"0000100" WHEN 9,
"1111111" WHEN OTHERS;
(la, lb, lc, ld, le, lf, lg) <= losegs; -- connect internal signals to outputs (ma, mb, mc, md, me, mf, mg) <= midsegs;
(ha, hb, hc, hd, he, hf, hg) <= hisegs;
END display;
```

10-24




```
% MOD 6 used in FREQ COUNTER project
counts 0-5 decodes three states: clear = 0, enable = 2, store = 4 %
SUBDESIGN PROB10_25
(
                                                                    -- synch clock
        clock
                                          :INPUT;
        q[2..0]
                                          :OUTPUT;
                                                                    -- 3-bit counter
        clear, enable, store:OUTPUT;
                                                                    -- timing signals
VARIABLE
                                                                    -- declare a register of D flip flops.
        count[2..0]
                         :DFF;
BEGIN
        count[].clk = clock;
                                                                    -- connect all clocks to synchronous source
        IF count[].q < 5 THEN
                 count[].d = count[].q + 1;
                                                                    -- increment current value by one
        ELSE count[].d = 0;
                                                                    -- force unused states to 0
        END IF;
                                                                    -- connect register to outputs
        q[] = count[].q;
        CASE count[] IS
                 WHEN 0
                                                  clear = VCC; enable = GND; store = GND;
                                          =>
                 WHEN 2
                                                  clear = GND; enable = VCC; store = GND;
                                          =>
```

WHEN 4 clear = GND; enable = GND; store = VCC; => WHEN OTHERS clear = GND; enable = GND; store = GND; => END CASE; END; MOD 6 for FREQ COUNTER PROBLEM counts 0-5 decodes three states: clear = 0, enable = 2, store = 4ENTITY prob10_25 IS PORT(clock :IN BIT; :OUT INTEGER RANGE 0 TO 5; clear, enable, store :OUT BIT); END prob10_25; ARCHITECTURE a OF prob10_25 IS **BEGIN** PROCESS (clock) -- respond to clock VARIABLE count :INTEGER RANGE 0 TO 5; **BEGIN** IF (clock = '1' AND clock'event) THEN IF count < 5 THEN -- maximum (terminal) count count := count + 1;**ELSE** count := 0;END IF; END IF; q <= count; -- update outputs CASE count IS WHEN 0 clear <= '1'; enable <= '0'; store <= '0'; WHEN 2 => clear <= '0'; enable <= '1'; store <= '0'; WHEN 4 clear <= '0'; enable <= '0'; store <= '1'; => WHEN OTHERS clear <= '0'; enable <= '0'; store <= '0'; => END CASE; END PROCESS; END a: 10-26 % MUX for Freq Counter % SUBDESIGN prob10 26 (:INPUT: 1Hz, 10Hz, 100Hz, 1KHz, 10KHz, 100KHz s[2..0]:INPUT; -- select inputs freqout :OUTPUT; **BEGIN** CASE s[] IS WHEN $0 \Rightarrow$ freqout = 1Hz;WHEN 1 => freqout = 10Hz;WHEN $2 \Rightarrow$ freqout = 100Hz;

```
WHEN 3 =>
                                              freqout = 1KHz;
                                              frequent = 10KHz;
                       WHEN 4 =>
                                              frequet = 100KHz;
                       WHEN 5 =>
       END CASE;
END;
       MUX for Freq Counter
ENTITY prob10_26 IS
PORT(
               Hz1, Hz10, Hz100, KHz1, KHz10, KHz100
                                                             :IN BIT;
                                                              :IN INTEGER RANGE 0 TO 5;
               freqout
                                                              :OUT BIT
                                                                             );
END prob10_26;
ARCHITECTURE truth OF prob10_26 IS
       BEGIN
               WITH s SELECT
                       freqout <=
                                      Hz1
                                              WHEN 0,
                                                                     --switch 1 to output y
                                              Hz10
                                                                     --switch 10 to output y
                                                      WHEN 1,
                                              Hz100 WHEN 2,
                                                                     --switch 100 to output y
                                                      WHEN 3,
                                                                     --switch 1k to output y
                                              KHz1
                                              KHz10 WHEN 4,
                                                                     --switch 10k to output y
                                              KHz100 WHEN 5;
                                                                     --switch 100k to output y
       END truth;
```

10-27



10-28

- prescaler made from 5 MOD10 modulesfreq cntr project in Chapter 10
- -- used in problem 10-28

include "fig10_26.inc"; -- mod-10 counter module

SUBDESIGN prescaler (

clk : INPUT; freqs[5..0] : OUTPUT;

```
VARIABLE
        KHZ10
                                          : fig10_26;
                                                                   -- mod-10
        KHZ1
                                          : fig10_26;
        HZ100
                                          : fig10_26;
                                          : fig10_26;
        HZ10
        HZ1
                                          : fig10_26;
BEGIN
        KHZ10.clock = clk;
                                                                   -- synchronous clocking
        KHZ10.enable = VCC;
        KHZ1.clock = clk;
        KHZ1.enable = KHZ10.tc;
        Hz100.clock = clk;
        HZ100.enable = KHZ1.tc;
        Hz10.clock = clk;
        HZ10.enable = HZ100.tc;
        Hz1.clock = clk;
        HZ1.enable = HZ10.tc;
        freqs[] = (clk, KHZ10.tc, KHZ1.tc, HZ100.tc, HZ10.tc, HZ1.tc);
END;
        Timing and Control section of freq cntr project in Chapter 10
include "prescaler.inc";
include "prob10_26.inc";
include "prob10_25.inc";
SUBDESIGN T and C
                                 clk, freq_range[2..0]
                                                          : INPUT;
                                 clear, enable, store
                                                           : OUTPUT;
                                          )
VARIABLE
                                                                   -- frequency prescaler
        presc
                                          : prescaler;
        fmux
                                          : prob10_26;
                                                                   -- multiplexer selects freq
        control
                                          : prob10_25;
                                                                   -- control signal generator
BEGIN
        presc.clk = clk;
        (fmux.KHZ100, fmux.KHZ10, fmux.KHZ1, fmux.HZ100, fmux.HZ10, fmux.HZ1) =
presc.freqs[];
        control.clock = fmux.freqout;
        clear = control.clear;
        enable = control.enable;
        store = control.store;
        fmux.s[] = freq_range[];
END;
```

CHAPTER ELEVEN - Interfacing With the Analog World

- **11-1** (a) Analog output = (K) x (digital input)
 - (b) Smallest change that can occur in the analog output as a result of a change in the digital input.
 - (c) Same as (b).
 - (d) Maximum possible output value of a DAC.
 - (e) Ratio of the step size to the full-scale value of a DAC. Percentage resolution can also be defined as the reciprocal of the maximum number of steps of a DAC.
 - (f) False.
 - (g) False (It is the same).
- 11-2 $01100100_2 = 100_{10}$ $10110011_2 = 179_{10}$ (179/100) = (X/2V)X = 3.58V
- 11-3 LSB = 2V/100 = 20mV Other bits: 40mV, 80mV, 160mV, 320mV, 640mV, 1280mV, and 2560mV.
- **11-4** Resolution = Weight of LSB = 20 mV; % Resolution = $[1/(2^8-1)] \times 100\% \approx 0.4\%$
- **11-5** 10 bits---> 2^{10} -1 = 1023 steps; Resolution = $5V/1023 \approx 5mV$
- 11-6 Assume resolution = 40μ A. The number of steps required to produce 10mA F.S. = $10\text{mA}/40\mu$ A = 250. Therefore, it requires 8 bits.
- **11-7** Number of steps = 7; % Resolution = 1/7 = 14.3%; Step-size = 2V/7 = 0.286V
- **11-8** The glitches are caused by the temporary states of the counter as FFs change in response to clock.
- 11-9 12-bit DAC gives us 2^{12} -1 steps = 4095. Step-Size = F.S/# of steps = 2mA/4095 = 488.4nA To have exactly 250 RPM the output of the DAC must be $500\mu A$. ((250 x 2mA)/1000RPM)

In order to have $500\mu A$ at the output of the DAC, the computer must increment the input of the DAC to the count of 1023.75. ($500\mu A/488.4nA$)

Thus, the motor will rotate at 250.061 RPM when the computer's output has incremented 1024 steps.

- **11-10** Step Size (resolution) = V_{FS} / (2¹² 1) = 3.66 mV % Resolution = step size / full scale x 100% = 3.66 mV / 15.0 V x 100% = 0.024% 011010010101₂ = 1685₁₀ Vout = 1685 x 15 / 4095 = 6.17 V
- 11-11 The most significant 8 bits: DAC[9..2] => PORT[7..0]. Full scale is still 10 volts and step size is 39 mV.

- **11-12** Number of steps = 12 V / 20 mV = 600 $2^n - 1 > 600$, Thus, n = 10 bits.
- **11-13** (a) Step-Size = $R_F x (5V/8K\Omega) = 0.5V$. Therefore, $R_F = 800\Omega$
 - (b) No. Percentage resolution is independent of R_F.
- 11-14 (a) $I_O = V_{REF}/R = 250\mu A$ $LSB = I_O/8 = 31.25\mu A$ $V_{OUT(LSB)} = -31.25\mu A \times 10 K\Omega = -0.3125 V$ $V_{OUT(Full Scale)} = -10 K\Omega (31.25+62.5+125+250)\mu A = -4.6875 V$
 - (b) $(-2V/-4.6875V) = R_F/10K\Omega$ $R_F = 4.27K\Omega$
 - (c) $V_{OUT} = K(V_{REF} \times B)$ -2V = K(5V x 15) K = -0.0267
- 11-15 With the current IC fabrication technology, it is very difficult to produce resistance values over a wide resistance range. Thus, this would be the disadvantage of the circuit of figure 11.7, especially if it was to have a large number of inputs.
- **11-16** (a) Absolute error = $0.2\% \times 10 \text{mA} = 20 \mu \text{A}$
 - (b) Step-Size = (F.S./# of steps) = $10\text{mA}/255 = 39.2\mu\text{A}$. Ideal output for 00000001_2 is $39.2\mu\text{A}$. The possible range is $39.2\mu\text{A} \pm 20\mu\text{A} = 19.2\mu\text{A}$ -59.2 μ A. Thus, $50\mu\text{A}$ is within this range.
- (a) 0.1 inches out of a total of 10 inches is a percentage resolution of 1%.
 Thus, (1/2ⁿ-1) x 100% <1%. The smallest integer value of n which satisfies this criteria is n=7.
 - (b) The potentiometer will not give a smoothly changing value of V_P but will change in small jumps due to the granularity of the material used as the resistance.
- **11-18** (a) Resistor network used in simple DAC using a an op-amp summing amplifier. Starting with the MSB resistor, the resistor values increase by a factor of 2.
 - (b) Type of DAC where its internal resistance values only span a range of 2 to 1.
 - (c) Amount of time that it takes the output of a DAC to go from zero to within 1/2 step size of its full-scale value as the input is changed from all 0s to all 1s.
 - (d) Term used by some DAC manufacturers to specify the accuracy of a DAC. It's defined as the maximum deviation of a DAC's output from its expected ideal value.
 - (e) Under ideal conditions the output of a DAC should be zero volts when the input is all 0s. In reality, there is a very small output voltage for this situation. This deviation from the ideal zero volts is called the offset error.

11-19 Step-Size = 1.26V/63 = 20mV; $\pm 0.1\%$ F.S. = $\pm 1.26mV = \pm 1mV$ Thus, maximum error will be ± 2.26 mV.


```
000010_2 \rightarrow 2 \text{ x } 20\text{mV} = 40\text{mV} \text{ [}41.5\text{mV} \text{ is within specs.]}
000111_2 \rightarrow 7 \text{ x } 20\text{mV} = 140\text{mV} \text{ [}140.2\text{mV} \text{ is within specs.]}
001100_2 \rightarrow 12 \text{ x } 20\text{mV} = 240\text{mV} \text{ [}242.5\text{mV} \text{ isn't within specs.]}
111111_2 \rightarrow 63 \text{ x } 20\text{mV} = 1.26\text{V} \text{ [}1.258 \text{ V is within specs.]}
```

- 11-20 The actual offset voltage is greater than 2mV. In fact, it appears to be around 8mV.
- 11-21 The DAC's binary input next to the LSB (00000000) is always HIGH. It is probably open.
- The graph of Figure 11.32 would've resulted, if the two least significant inputs of the DAC were reversed (00000000_2) . Thus, the staircase would've incremented in the following sequence: 0.2.1.3.4.6.5.7.8.10.9.11.12.14.13.15.
- A START pulse is applied to *reset* the counter and to keep *pulses* from passing through the AND gate into the *counter*. At this point, the DAC output, V_{AX}, is *zero* and \overline{EOC} is *high*.


 When START returns *low*, the AND gate is *enabled*, and the counter is allowed to *count*. The V_{AX} signal is increased one *step* at a time until it *exceeds* V_A. At that point, \overline{EOC}

The V_{AX} signal is increased one *step* at a time until it *exceeds* V_{A} . At that point, \overline{EOC} goes LOW to *prevent* further pulses from *being counted*. This signals the end of conversion, and the digital equivalent of V_{A} is present at the *counter output*.


- 11-24 (a) (Digital value) x (resolution) \geq V_A+V_T; (Digital value) x (40mV) \geq 6.001V = 6001mV. Therefore, Digital value \geq 150.025. This indicates a digital value of 151 or written in binary 10010111₂.
 - (b) Using same method as in (a) the digital value is again 10010111₂.
 - (c) Maximum conversion time =(max. # of steps)x(T_{CLOCK}); $T_{CLOCK} = (2^8-1) \times (0.4 \mu s) = 102 \mu s$. Average conversion time = $102 \mu s/2 = 51 \mu s$.
- 11-25 Because the difference in the two values of V_A was smaller than the resolution of the converter.
- 11-26 The A/D converter has a full-scale value of (2⁸-1) x 40mV=10.2V. Thus, a V_A of 10.853V would mean that the comparator output would never switch LOW. The counter would keep counting indefinitely producing the waveform below at the D/A output.



The circuit below can be used to indicate an over-scale condition.




- 11-27 (a) With 12 bits, percentage resolution is $(1/(2^{12}-1)) \times 100\% = 0.024\%$. Thus, quantization error = $0.024\% \times 5V = 1.2$ mV.
 - (b) Error due to .03% inaccuracy = .03% x 5V = 1.5mV. Total Error = 1.2mV + 1.5mV = 2.7mV.
- 11-28 (a) With V_A = 5.022V, the value of V_{AY} must equal or exceed 5.023V to switch COMP. Thus, V_{AX} must equal or exceed 5.018V. This requires 5.018V/10mV = 501.8 = 502 steps. This gives V_{AX} = 5.02V and digital value 0111110110₂.
 - (b) $V_{AY} \ge 5.029V$, $V_{AX} \ge 5.024V$; # of steps = 5.024V/10mV = 502.4 = 503 steps ($V_{AX} = 5.03V$). This gives digital value 0111110111₂.
 - (c) In (a) quantization error is V_{AX} V_A = 5.02V 5.022V = -2mV. In (b) V_{AX} V_A = 5.03V 5.028V = +2mV
- 11-29 0100011100₂ = 284_{10} ; At count of 284_{10} , V_{AY} = 2.84V + 5mV = 2.845V; At count of 283_{10} , V_{AY} = 2.83V + 5mV = 2.835V. Thus, the range of V_A = 2.8341V ---> 2.844V





For a more accurate reproduction of the signal, we must have an A/D converter with much shorter conversion times. An increase in the number of bits of the converter will also help, especially during those times when the original waveform changes rapidly.

11-31



- (a) Since the Flash ADC samples at intervals of 75μs, the sample frequency is 1/75μs =13.33 kHz.
- (b) The sine wave has a period of 100 μ s or a F=10 kHz. Therefore, the difference between the sample frequency and the input sine wave frequency is 3.3 kHz.
- (c) The frequency of the reconstructed waveform is approximately $1/300 \mu s$ or 3.33 kHz.
- (a) Input signal = 5 kHz; (b) Input signal = 9.9 kHz; (c) Input signal = 9.8 kHz (d) Input signal = 5 kHz; (e) Input signal = 900 Hz; (f) Input signal = 800 Hz
- (a) digital-ramp ADC; (b) successive approximation ADC; (c) successive approximation ADC(d) both; (e) both; (f) digital-ramp ADC; (g) successive approximation ADC; (h) both






- 11-36 80µs: Conversion time is independent of V_A.
- 11-37 t_0 : Set MSB (bit 5); t_1 : Set bit 4; clear bit 4; t_2 : Set bit 3; clear bit 3; t_3 : Set bit 2 t_4 : Set bit 1; clear bit 1; t_5 : Set LSB; Digital result = 100101_2
- 11-38 The range is 3.0V; The offset is 0.5V.; The Resolution = 3V/255 = 11.76mV : $10010111_2 = 151_{10}$ Thus, the value of the analog input is approximately $(151_{10} \times 11.76$ mV) + 0.5V = 2.276V
- 11-39 With $V_{REF}/2 = 2.0V$, the range is = 4V; The offset is 0.5V. The Resolution = 4V/255 = 15.69 mV: $10010111_2 = 151_{10}$. Thus, the value of the analog input is approximately $(151_{10} \times 15.69 \text{mV}) + 0.5V = 2.869 \text{V}$
- 11-40 (a) Since we must measure accurately from 50°F to 101°F, the digital value for 50°F for the best resolution should be 000000002.
 - (b) The voltage applied to the input $V_{IN}(-)$ should be 500mV. With $V_{IN}(-)$ = 500mV, when the temperature is 50°F the ADC output will be 000000002.
 - (c) The full range of voltage that will come in is: (101°F x 0.01V) (50°F x 0.01V) = 510mV.
 - (d) A voltage of 255mV (full range/2) should be applied to VREF/2 input.
 - (e) An input temperature of 72°F causes the LM34 sensor to output a voltage of $(72°F \times 0.01V) = 720mV$. However, since there is an offset voltage of 500mV, the ADC will convert (720mV-500mV) = 220mV. The resolution will be 510mV/256 = 1.99mV, so $220mV/1.99mV = 110_{10} = 01101110_2$.
 - (f) The sensor will change by 10mV for every 1°F change. Therefore, an output change of one step of the ADC (1.99mV) corresponds to a temperature change of 0.199°F. Thus, the resolution is 0.199°F/step.


11-41 Since a conversion would take place every 1µs rather than the 1V/25µs rate of conversion, the result would've been a much closer reproduction of the analog signal.

11-42



(a) flash. (b) digital-ramp and SAC; (c) flash. (d) flash; (e) digital-ramp. (f) digital-ramp, SAC, and flash; (g) SAC and flash.

- **11-44** (a) pipelined
 - (b) flash ADC
 - (c) voltage-to-frequency ADC
 - (d) voltage-to-frequency ADC
 - (e) dual-slope ADC
 - (f) dual-slope ADC.
- 11-45 If the switch is stuck closed, the output will follow V_A . If the switch is stuck open, or if C_h is shorted, the output will be 0V.



A MOD-16 counter is used between the 50KHz clock and the clock input of the MOD-4 counter because a 320µs time delay is needed for the proper operation of the circuit. The 320µs was determined according to the following requirements:

- (a) 200µs for the time conversion (10-bits x clock period).
- (b) The outputs must remain stable for 100µs after the conversion is complete.
- (c) A $10\mu s$ delay (OS1) is needed in order to allow the analog signal VA to stabilize before the ADC is given a Start pulse
- (d) Finally, a 10µs-duration Start pulse is required (OS2).
- 11-47 (a) The \overline{CS} signal is LOW only when ALE=0 and the following address is on the address bus:

A15 A14 A13 A12 A11 A10 A9 A8 A7-->A0


1 1 1 0 1 0 1 0 x--->x = EAXX₁₆

- (b) Add an inverter between address line A9 and input A1 of the 74LS138.
- (c) 1. Remove the inverter between address line A12 and the NAND gate.

2. Change $\overline{\text{CS}}$ from output 2 of the 74LS138 to output 7. Yes. Connect the two least significant bits (b0 and b1) to ground. Attach b2 through 11-48 b9 from the ADC to the port.


11-49

Sample	1	2	3	4	5	6	7	8	9	10
IN[n] (v)	0	0	0	0	10	10	10	10	10	10
OUT[n] (v)	0	0	0	0	2.5	5	7.5	10	10	10



11-50

Sample	1	2	3	4	5	6	7	8	9	10
IN[n] (v)	0	0	0	0	10	10	10	10	10	10
OUT[n] (v)	0	0	0	0	4	7	9	10	10	10



11-51 Multiply Accumulate

(a) F (b) T (c) T (d) T (e) F (f) T (g) F (h) T11-52

CHAPTER TWELVE - Memory Devices

- **12-1** 6x1,024 = 16,384 words; 32 bits/word; 16,384x32 = 524,288 cells
- **12-2** 16,384 addresses; one per word.
- **12-3** 2^{16} = 65,536 words = 64K. Thus, memory capacity is 64Kx4.
- 12-4 Data input lines = 16; Data output lines = 16; Address lines = 13 ($2^N = 8192$) Capacity in bytes = 16,384 ((8192x16)/8)
- 12-5 (a) Random Access Memory (RAM) Memory in which the access time is the same for any location.
 - (b) Read/Write Memory (RWM) Any memory that can be read from and written into with equal ease.
 - (c) Read-Only Memory (ROM) Memory devices that are designed for applications where the ratio of read operations to write operations is very high.
 - (d) Internal Memory This is also referred to as the computer's main memory. It stores the instructions and data that the CPU is currently working on.
 - (e) Auxiliary Memory This type of memory is also referred to as mass storage. It stores large amounts of data without the need for electrical power.
 - (f) Capacity A way of specifying how many bits can be stored in a particular memory device or complete memory system.
 - (g) Volatile Any type of memory that requires the application of electrical power in order to store information.
 - (h) Density Another term for Capacity.
 - (i) Read The operation whereby the binary word stored in a specific memory location is sensed and then transferred to another device.
 - (j) Write The operation whereby a new word is placed into a particular memory location.
- 12-6 (a) Address bus, Data bus, and Control bus; (b) Address bus; (c) Data bus. (d) CPU.
- **12-7** (a) $\overline{CS} = 1$ produces Hi-Z state outputs; (b) Data out = 11101101
- **12-8** (a) Only register 11 will have both enable inputs activated; (b) Input address code 0100 will activate both enable inputs of register 4.
- **12-9** (a) 16K = 16,384. (b) There are 4 bits per register; (c) $16,384 = 2^{14} = 2^7x2^7 = 128x128$. Thus, two 1-of-128 decoders are required.
- **12-10** (a) True; (b)Process of entering data into the ROM; (c) The delay between the application of a ROM's inputs and the appearance of the data outputs during a READ operation.
 - (d) Data Inputs = 4; Data Outputs = 4; Address Inputs = 10; (e) Its function is to activate one row-select line and one column-select line.
- 12-11 Since the address inputs to the ROM are stable 500ns prior to the TRANSFER pulse, then our only concern is to accommodate the t_{OE} delay of 120ns. Thus, the PGT of TRANSFER should not occur for at least 120ns after its NGT. This neglects the set-up time requirement of the 74ALS273.
- **12-12** Since the address inputs will have changed only 70ns prior to the NGT of the TRANSFER pulse, we have to accommodate the access time requirement of 250ns. Thus, the PGT of the TRANSFER PULSE should occur for at least 180ns after the NGT.

- 12-13 (a) PROM; (b) MROM; (c) All of these memories are nonvolatile; (d) EPROM, EEPROM, FLASH.
 - (e) EEPROM: (f) EPROM: (g) EEPROM, FLASH: (h) PROM: (i) FLASH: (j) EEPROM, FLASH.
 - (k) PROM, EPROM, EEPROM, FLASH. (I) EPROM
- 12-14 Row 3 will be active (HIGH). Thus, transistors Q13, Q14 and Q15 will be conducting.
- 12-15

(x)	(Y=3x+5)					
A1 A0	D3	D2	D1	DO		
0 0	0	1	0	1		
0 1	1	0	Ð	0		
1 0	1	0	1	1		
1 1	1	1	1	0		


Row 0: Connections to the bases of transistors Q3 and Q1 will be made. Connections to the bases of transistors Q0 and Q2 will be unconnected.

Row 1: Connection to the base of transistor Q4 will be made. Connections to the bases of transistors Q5, Q6 and Q7 will be unconnected.

Row 2: Connections to the bases of transistors Q8, Q10 and Q11 will be made. Connection to the base of transistor Q9 will be unconnected.


Row 3: Connections to the bases of transistors Q12, Q13 and Q14 will be made. Connection to the base of transistor Q15 will be unconnected.

- 12-16 (a) Counter is initially RESET so that address inputs to EPROM are 000000000000. Switches are set for desired data. The PROGRAM push-button is depressed and released. This triggers OS to apply an inverted 50ms PROGRAM PULSE to the EPROM. The NGT of the PROGRAM PULSE increments the counter to the next address. Likewise, the inverted PROGRAM PULSE programs the 2732 EPROM with data from the switches. This process is repeated until each EPROM address has been programmed with desired data.
 - (b)



(c) Switch bounce should have no effect because the bounce duration will not exceed 50ms.

- 12-17 (a) Invert A15 and drive CD; Connect RD to OE; Connect WR to WE.
 - (b) The Data Bus
 - (c) A WRITE cycle
- **12-18** Each data output waveform will change according to the truth table as the counter sequences through the various addresses. The D0 waveform is shown below.




Change D7 in truth-table of figure 12.6 (b) so that it has the levels shown above at the various addresses. Therefore, the hex data will be 5E, BA, 05, 2F, 99, FB, 00, ED, 3C, FF, B8, C7, 27, EA, 52, 5B.

- **12-20** (a) 100Hz x 256 = 25.6KHz; (b) Adjust V_{ref}.
- 12-21
- (a) Multiplexer
- (b) Demultiplexer
- (c) To update all DACs simultaneously


(d)

Wave	A9	A8	Number
Triangle	1	1	3
Sine	0	0	0
+ Ramp	0	1	1
-Ramp	1	0	2

12-22 (a)



(b)



$$\frac{B}{FFH} = \frac{120}{360} \text{ . Thus, B} = 8510 = 55H$$

$$\frac{C}{FFH} = \frac{240}{360} \text{ . Thus, C} = 17010 = AAH$$

- (c) 1-Cycle = 256 points 60 cycles/sec = 60 x 256 points/sec = 15,360 Hz
- (d) Sequencer outputs A, B, and C must remain active long enough to allow for tpd of the counter, tacc of the ROM, and tpd of the octal latch.


 $T_{CK(min)} = 10+20+5 = 35ns$

 $F_{CK(max)} = 1/T_{CK(min)} = 1/35ns = 28.6 MHz$

(e) It takes 4 cycles of CK for each DAC-OUT pulse and 256 DAC-OUT pulses per cycle. Tsine = Tck x 4 x 256 = 35.84 μ s

Fsine = 1/Tsine = $1/35.84 \mu s = 27.9 \text{ kHz}$

(f) It supplies the Most-significant address bits to ROM to select the type of waveform.





12-24 Refer to figure 12.22:

- (a) t_{ACC} =100ns: (b) t_{OD} =30ns: (c) t_{RC} =100ns; 1/100ns=10 million: (d) t_{AS} =20ns:
- (b) (e) $t_{DS}+t_{DH}=30ns$: (f) $t_{AH}=t_{WC}-(t_{AS}+t_{W})=40ns$: (g) $t_{WC}=100ns$; 1/100ns=10 million


12-25

We save 9 address pins by using address multiplexing, but we need \overline{RAS} and \overline{CAS} signals instead of a single CS. Thus, we save a Net Total of 8 pins.






12-27




12-28/29 See section 12.15 of text book.

12-30 The cycles of \overline{CAS} -before- \overline{CAS} must be applied at least every 7.8 μ s (4ms/512) in order for the data to be retained.

- **12-31** (a) 2 select bits: $2^2 = 4$ banks.
 - (b) 8 MB / 4 banks = 2 MB per bank
 - (c) 12 address bits specify the row address: $2^{12} = 4096$ rows.
 - (d) 2 MB per bank = 221. Row address uses 12 bits. Column address must use the rest. 21-12 = 9 bits in the column address register.




12.33




SRAM 0 has an address range from 0000₁₆-1FFF₁₆ SRAM 1 has an address range from 2000₁₆-3FFF₁₆

- 12-34 1)Add four more PROMs (PROM-4 through PROM-7) to the circuit of fig.12.37.
 - 2) Connect AB₁₃ to C input of the 3-line-to-8-line decoder.
 - 3) Connect outputs 4 through 7 of the decoder to the CS inputs of PROMS 4 through 7 respectively.

- **12-35** (1) Connect AB_{13} , AB_{14} , and AB_{15} to the inputs of a 3-input OR gate.
 - (2) Replace the existing LOW at input C of the decoder with the output of the OR gate.
- **12-36** (a) The RAM
 - (b) No. The chip is completely decoded, only one address accesses this memory location.
 - (c) 6007 stores in the EEPROM. Since A11, A12 are not involved in decoding (don't cares) there are other addresses in the system that will access the same memory location in the EEPROM as address 6007. They are 6807, 7007, and 7807.
 - (d) Storing a byte at 6800 will actually write over (and destroy) the byte that was previously stored at address 6000. A careful programmer will avoid this situation.





^{*} Each 64Kx8 module consists of two 64Kx4 RAM chips with their address inputs, chip select inputs and R/W inputs tied in parallel.

CHAPTER THIRTEEN - Programmable Logic Device Architectures

- **13-1** (a) Standard logic refers to SSI and MSI chips that provide basic digital functions.
 - (b) ASICs are ICs that are designed to implement a specific application.
 - (c) Microprocessor/DSP devices control components in a system and manipulate data by executing a program of instructions,
- **13-2** The necessary speed of operation for the circuit, cost of manufacturing, system power consumption, system size, amount of time available to design the product, etc.
- 13-3 Because its functionality is determined by the program of instructions, the "software."
- 13-4 Speed of operation.
- **13-5** (a) PLDs use programmable electronic switches to create the desired functionality using the logic hardware available on the IC.
 - (b) Gate arrays use customized interconnections, created during IC fabrication, between the prefabricated gates on a silicon wafer to create the desired functionality.
 - (b) Standard cells use predefined logic function building blocks to create the desired functionality in an IC.
 - (c) Full custom employs layout of components and interconnections to design an IC for the desired application.
- **13-6** Advantages: highest speed and smallest die area. Disadvantages: design/development time and expense.
- 13-7 Fuse, EPROM, EEPROM, Flash, SRAM, Antifuse;

OTP: Fuse and Antifuse;

Volatile: SRAM

- 13-8 SRAM-based PLDs must be configured (programmed) upon power-up
- 13-9 (a) LAB (Logic Array Block) is a set of 16 macrocells.
 - (b) PIA (Programmable Interconnect Array) is a bus that connects signal sources and destinations within the CPLD.
 - (c) Macrocell is the programmable logic block containing an AND/OR circuit & a flip-flop to create desired logic functions.
- **13-10** In a PLD programmer or in-system (via JTAG interface)
- **13-11** Joint Test Action Group (JTAG) interface
- 13-12 An LUT is a Look Up Table, used to define logic functions using SRAM memory.
- 13-13 MAX7000S uses AND/OR array and the MX II uses a look-up table (LUT).
- **13-14** SRAM
- **13-15** By configuring itself automatically at power-up from the on-chip configuration flash memory (CFM).