



# MEMORY DEVICES

- The output of the combinational circuit depends on input of present time (not on the previous state).
- If memory elements is added with a combinational circuits, it becomes sequential circuits.
- Flip-flop is a memory device which is made of an assembly of logic gates.




# MEMORY DEVICES

- Flip-flop is a memory device which is made of an assembly of logic gates.
- It mainly has two outputs:
  - Normal output labelled as  $Q$
  - Inverted output labelled as  $\bar{Q}$



# LATCH


- Basic latch is a feedback connection of two NOR gates or two NAND gates, which can store one bit of information. It can be set to 1 using the S input and reset to 0 using the R input.
- SR Latch with NAND gates:



Set	Reset	Output
1	1	No change
0	1	$Q = 1$
1	0	$Q = 0$
0	0	Invalid *


\*Produces  $Q = \bar{Q} = 1$ .

(b)



# LATCH


- SR Latch with NAND gates:



Set	Reset	Output
1	1	No change
0	1	$Q = 1$
1	0	$Q = 0$
0	0	Invalid *


\*Produces  $Q = \bar{Q} = 1$ .

(b)



# LATCH


- SR Latch with NOR gates:



Set	Reset	Output
0	0	No change
1	0	$Q = 1$
0	1	$Q = 0$
1	1	Invalid *


\*Produces  $Q = \bar{Q} = 0$ .

(b)



# LATCH


- SR Latch with NOR gates:



Set	Reset	Output
0	0	No change
1	0	$Q = 1$
0	1	$Q = 0$
1	1	Invalid*

\*Produces  $Q = \bar{Q} = 0$ .



(b)



# LATCH

- SR Latch with control input:


Gated latch is a basic latch that includes input gating and a control input signal. The latch retains its existing state when the control input is equal to 0. Its state may be changed when the control signal is equal to 1.




$En$	$S$	$R$	Next state of $Q$
0	X	X	No change
1	0	0	No change
1	0	1	$Q = 0$ ; reset state
1	1	0	$Q = 1$ ; set state
1	1	1	Indeterminate

# LATCH

- SR Latch with control input:



Clk	S	R	$Q(t + 1)$
0	x	x	$Q(t)$ (no change)
1	0	0	$Q(t)$ (no change)
1	0	1	0
1	1	0	1
1	1	1	x







# FLIP-FLOPS


- SR Flip-flop:

A flip-flop is a storage element that can have its output state changed only on the edge of the controlling clock signal. If the state changes when the clock signal goes from 0 to 1, then the flip-flop is positive-edge triggered. If the state changes when the clock signal goes from 1 to 0, then the flip-flop is negative-edge triggered.



Inputs			Output
S	R	CLK	Q
0	0	↑	$Q_0$ (no change)
1	0	↑	1
0	1	↑	0
1	1	↑	Ambiguous




$Q_0$  is output level prior to ↑ of CLK.  
↓ of CLK produces no change in Q.



Inputs			Output
S	R	CLK	Q
0	0	↓	$Q_0$ (no change)
1	0	↓	1
0	1	↓	0
1	1	↓	Ambiguous

# FLIP-FLOPS



- Clocked JK Flip-flop:



$J_n$	$K_n$	$Q_{n-1}$	$\bar{Q}_{n-1}$	$S_n$	$R_n$	$Q_n$
0	0					
1	0					
0	1					
1	1					

# FLIP-FLOPS

- Clocked JK Flip-flop:





J	K	CLK	Q
0	0	↑	$Q_0$ (no change)
1	0	↑	1
0	1	↑	0
1	1	↑	$\overline{Q_0}$ (toggles)

J	K	CLK	Q
0	0	↓	$Q_0$ (no change)
1	0	↓	1
0	1	↓	0
1	1	↓	$\overline{Q_0}$ (toggles)

# FLIP-FLOPS


- Clocked JK Flip-flop:



J	K	Clk	$\overline{\text{PRE}}$	$\overline{\text{CLR}}$	Q
0	0	↓	1	1	Q (no change)
0	1	↓	1	1	0 (Synch reset)
1	0	↓	1	1	1 (Synch set)
1	1	↓	1	1	$\overline{\text{Q}}$ (Synch toggle)
x	x	x	1	1	Q (no change)
x	x	x	1	0	0 (asynch clear)
x	x	x	0	1	1 (asynch preset)
x	x	x	0	0	(Invalid)

# FLIP-FLOPS

- D Latch:




Set	Reset	Output
1	1	No change
0	1	$Q = 1$
1	0	$Q = 0$
0	0	Invalid *

\*Produces  $Q = \bar{Q} = 1$ .


Clk	D	$Q(t + 1)$
0	x	$Q(t)$
1	0	0
1	1	1

# FLIP-FLOPS

- Clocked D Flip-flop:




J	K	CLK	Q
0	0	$\uparrow$	$Q_0$ (no change)
1	0	$\uparrow$	1
0	1	$\uparrow$	0
1	1	$\uparrow$	$\bar{Q}_0$ (toggles)





# FLIP-FLOPS

- Clocked D Flip-flop:




Clk	D	$Q(t + 1)$
0	x	$Q(t)$
1	0	0
1	1	1




# FLIP-FLOPS

- Clocked D Latch:



Clock

D





Clk	D	$Q(t+1)$
0	x	$Q(t)$
1	0	0
1	1	1




# FLIP-FLOPS

- Clocked D Flip-flop and latch:



# FLIP-FLOPS

- Clocked T Flip-flop:




<b>JK Flip-Flop</b>			
<b><math>J</math></b>	<b><math>K</math></b>	<b><math>Q(t + 1)</math></b>	
0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	$Q'(t)$	Complement

<b>D Flip-Flop</b>		
<b><math>D</math></b>	<b><math>Q(t + 1)</math></b>	
0	0	Reset
1	1	Set

<b>T Flip-Flop</b>		
<b><math>T</math></b>	<b><math>Q(t + 1)</math></b>	
0	$Q(t)$	No change
1	$Q'(t)$	Complement


# FLIP-FLOPS

- Clocked T Flip-flop:




**T Flip-Flop**

$T$	$Q(t + 1)$	
0	$Q(t)$	No change
1	$Q'(t)$	Complement





# FLIP-FLOPS

- Parallel data transfer:




# FLIP-FLOPS

- Serial data transfer (Shift register):





# FLIP-FLOPS

- Parallel data in/ serial data out Shift register:



# FLIP-FLOPS


- Serial transfer between registers:



# FLIP-FLOPS

- Bi-directional shift registers:

- Bi-directional shift registers:





# FLIP-FLOPS

- Frequency division and counting:

