1. Decoders and multiplexers

(9) 7 mplement a 1:4 dem ultiplexer with one data imput active ligh, two control imputs active-ligh and 4 data outputs active-leigh, using ANIS, OR and NOT gates

	I	3 election imputs		Outputs				
	1	5 A	So	43	42	41	Чo	← Truth table
-	1	0	0	0	0	0	1	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
-	1	0	1	0	0	1	0	
-	1	1	0	0	1	0	0	
	1	1	1	1	0	0	0	
NOT. AND goton	42 41 40	$= S_{1} \cdot S_{0} \cdot \frac{1}{1}$		1	51 - 50 - 51	D-		<u></u>
NOT AND OR gater	10 Y ₂ = 5 ₁ (S ₁ +S ₀ ').S ₀ '. I				5 ₀) 5 ₁ 5 ₁ 5 ₀			- Ya - circuit diagram - Y ₁

2. Expanding decoders and multiplexers

1) Expand the 2-to-4 decoder to obtain a 4-to-decoder

