

1. Decoders and multiplexers

- ⑨ Implement a 1:4 demultiplexer with one data input active-high, two control inputs active-high and 4 data outputs active-high, using AND, OR and NOT gates

I	Selection inputs		Outputs			
	S_1	S_0	Y_3	Y_2	Y_1	Y_0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0


← Truth table

NOT
AND
gates

$$\begin{aligned} Y_3 &= S_1 \cdot S_0 \cdot I \\ Y_2 &= S_1 \cdot S_0' \cdot I \\ Y_1 &= S_1' \cdot S_0 \cdot I \\ Y_0 &= S_1' \cdot S_0' \cdot I \end{aligned}$$

NOT
AND
OR
gates

$$\begin{aligned} Y_3 &= S_1 (S_1 + S_0) \cdot S_0 \cdot I \\ Y_2 &= S_1 (S_1 + S_0') \cdot S_0' \cdot I \\ Y_1 &= S_1' (S_1' + S_0) \cdot S_0 \cdot I \\ Y_0 &= S_1' (S_1' + S_0') \cdot S_0' \cdot I \end{aligned}$$



← circuit diagram

2. Expanding decoders and multiplexers

- ① Expand the 2-to-4 decoder to obtain a 4-to-th decoder

