```
H:/Fall 2022/ECE 424 Computer Architecture/VHDL LABs/Lab 02/ALU32.vhd
library ieee;
use ieee.std logic 1164.all;
ENTITY ALU32 IS
 PORT( A, B: in std logic vector (31 downto 0);
       ALUOp: in st\overline{d}_logic vector (3 downto 0);
       RESULT: out std logic vector (31 downto 0);
       Z, V, C: out st\overline{d} logic);
END ALU32;
Architecture Structural of ALU32 is
  --signals
  signal gnd : STD LOGIC := '0';
  signal MSB set : STD LOGIC;
  signal carry sig : STD LOGIC VECTOR(31 downto 0);
  signal result sig : STD LOGIC VECTOR(31 downto 0);
  --components
  component MSB slice IS
    PORT(A, B, Less, Ainvert, carryIn : IN std logic;
         Op :IN std logic vector(2 downto 0);
         result, carryout, Set, Overflow: Out std logic);
  END component;
  component bit slice IS
    PORT(A, B, Less, Ainvert, carryIn : IN std logic;
         Op :IN std logic vector(2 downto 0);
         result, carryout: Out std logic);
  END component;
  begin
    -- port mapping for 0th ALU (least significant)
    alu0: bit_slice port map (A \Rightarrow A(0), B \Rightarrow B(0), Less \Rightarrow MSB Set, Ainvert
=> ALUOp(3), carryIn => ALUOp(2), Op =>ALUOp(2 downto 0), result =>
result_sig(0), carryout => carry_sig(0));
    RESULT(0) <= result_sig(0);</pre>
    -- port mapping for 1 to 30th ALUs
    General ALU:
    for i in 1 to 30 generate
      alui: bit slice port map (A => A(i), B => B(i), Less => gnd, Ainvert =>
ALUOp(3), carryIn => carry_sig(i-1), Op => ALUOp(2 downto 0), result => ALUOp(3)
result_sig(i), carryout => carry_sig(i));
      RESULT(i) <= result sig(i);</pre>
    end generate General ALU;
    -- port mapping for 31st ALU (Most significant)
    alu31: MSB_slice port map (A => A(31), B => B(31), Less => gnd, Ainvert =>
ALUOp(3), carryIn => carry_sig(30), Op =>ALUOp(2 downto 0), result =>
result_sig(31), carryout => C, Set => MSB_Set, Overflow => V);
    RESULT(31) \le result sig(31);
    -- Zero Flag
    Z <= NOT(result_sig(0) OR result_sig(1)OR result_sig(2) OR result_sig(3)</pre>
OR result sig(4) OR result sig(5) OR result sig(6) OR result sig(7) OR
result sig(8) OR result sig(9) OR result sig(10) OR result sig(11) OR
result_sig(12) OR result_sig(13) OR result_sig(14) OR result_sig(15) OR
result_sig(16) OR result_sig(17) OR result_sig(18) OR result_sig(19) OR
result_sig(20) OR result_sig(21)OR result_sig(22) OR result_sig(23) OR
result\_sig(24) \  \, \text{OR} \  \, result\_sig(25) \  \, \text{OR} \  \, result\_sig(26) \  \, \text{OR} \  \, result\_sig(27) \  \, \text{OR}
result sig(28) OR result sig(29)OR result sig(30) OR result sig(31));
```