

DESIGN PROJECT

Serial to Parallel and Parallel to Serial Converter

Student Name: Tian Yuhang

LU ID: 34371567

Supervisor Name: Dr Michael D. Aspinall

Date: 2018/11/26





Design Project Page 1 / 38

Content

I. Overall Introduction	3
1.1 Back ground to the Project	3
1.2 Aims of the Project	
1.3 Overview of the Content	2
II. Counter Designing	5
2.1 Introduction to Counter	
2.2 Code Analysis	5
2.3 Working Performance & Results	
2.4 Section Conclusion.	8
III. Parallel-to-Serial Converter Design	9
3.1 Introduction to P2S Converter	9
3.2 Code Analysis	9
3.3 Working Performance & Results	10
3.4 Section Conclusion	12
IV. Serial-to-Parallel Converter Design	13
4.1 Introduction to S2P Converter	13
4.2 Code Analysis	13
4.3 Working Performance & Results	15
4.4 Section Conclusion	17
V. Combination Design.	18
5.1 Introduction to Combination Circuit	18
5.2 Connection of Components	18
5.3 Working Performance & Results	20
5.4 Download onto FPGA Board	21
5.5 Section Conclusion	22
VI. Overall Conclusion	23
VII. Recommendations for Future Work	22
7.1 Introduction to Recommendations for Future Work	25
7.2 Buffer in Serialization	25
7.3 Resources Waste	26

Design Project Page 2 / 38

7.4 Conclusion of Design Project	26
VIII. Reference List	27
IX. Appendix of Code	28

Design Project Page 3 / 38

I. Overall Introduction

1.1 Background to the Project

The electronic devices consist of interlinking circuits (processors or other ICs) to generate a symbiotic system. In order to exchange the data among these circuits, a universal protocol is needed. As a sequence, a great deal of **communication protocols**, which can be divided into two genres: **parallel and serial**, have been invented to achieve this **information swap** [1] (Blom, 2009).

As the figures shown below, what the main difference between parallel and serial communication is whether transmitted bit(s) is **multiple** or **single**. As for the method of parallel interface, it is a method of conveying multiple binary digits (bits) simultaneously, **as a whole**, but in contrast, serial communication converts only a single bit at a time, **sequentially** [2] (Naskar, 2013).








Figure 2 Serial Communication

The advantage using parallel communication is that this method provides **faster speed communication**, which shows higher profitability and efficiency. It is often used among the circuits in a computer system. Comparing to that, the advantages using serial communication are that it requires fewer interconnecting cables contributing to the save on wire area, and reduces the crosstalk effects, and increases clock speed [3] (Tambi, 2013). This method is always used in long distance communication.

1.2 Aims of this Project:

In this case, in order to achieve the communication between different types of interface, a serial-to-parallel and parallel-to-serial converter is essential. This project will involve the establishment and simulation of a Parallel-to-Serial and Serial-to-Parallel converter in VHDL.




Figure 3 The diagram of two modules

Design Project Page 4 / 38

1.3 Overview of the Content:

For the following sections, initially, it will sequentially illustrate how to design a counter, a parallel-to-serial converter, a serial-to-parallel converter and assembling of them, with corresponding testbenches of simulation to represent the results. Then, it will give the overall conclusions. Finally, it will give some recommendations for the future work.

Design Project Page 5 / 38

II. Counter Designing

2.1 Introduction to Counter

The definition of counter is "a digital sequential logic device that will go through a certain predefined state (for example counting up or down) based on the application of the input pulses. [4] (Hou, 2005)". In this project, **4-bit counter** will be used to make the program do the various processes sequentially.

2.2 Code Analysis

4-bit up-counter, which can **increase its own value on each clock cycle** when count enable control input is 1, starts to count from "0000" to "1111" repeatedly [5] (Vahid, 2011). In this case, the code can be written as below:

The schematic symbol of this process is shown below:



Figure 4 Counter Block

The sensitive list of this counter process includes two input signals, **clk** and **rst**. Once either of them changes, the process will start. The former is the **clock cycle** which can be set by **ALTPLL** or **manufacture**, and the latter one is the enable control input which means **only if** rst was **high**, the counter would work properly, **otherwise**, counter continuously outputs "0000" instead. In order to clearly reveal its function, the RTL viewer of Counter is provided below:




Figure 5 RTL Viewer of Counter

Design Project Page 6 / 38

When the counter works, it will automatically increase its value (Binout) at the time when it meets the **up-edge** of the clock (clk'event and clk='1'). After it ends the calculating process, it will transmit the value of Binout to B (output port of the counter).

In addition, in order to test and show its function, a corresponding **testbench** is needed. Here show two kinds of its testbenches:

First approach:

```
inst1 : counter port map (clks, rsts, Bs);
Process
begin
rsts <= '0'; clks <= '0'; --1st period, rst,clk='0'
wait for 10 ns;
rsts <= '1'; clks <= '0'; --2nd period, rst='1' while clk='0'
wait for 10 ns;
rsts <= '1'; clks <= '1'; --...
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '0';
wait for 10 ns;
rsts
```

Click here to view the whole entity if necessary

Another approach:

```
inst1 : counter port map (clks, rsts, Bs);
Process
begin
rsts <= '0'; clks <= '0';
wait for 10 ns;
for i in 1 to 16 loop --do the following statements 16 times
clks <= '0'; rsts <= '1';
wait for 10 ns;
clks <= '1'; rsts <= '1';
wait for 10 ns;
end loop;
end process;</pre>
```

Click here to view the whole entity if necessary

What the main difference between two approaches is that the latter one uses **loop structure** to substitute the copy-and-paste process, in order to avoid repeated code statements. Comparing to the former one, the second approach is obviously briefer and easier to operate.

Design Project Page 7 / 38

2.3 Working Performance & Results

This report mainly uses two method to test the code performance, **University Program VWF** and **ModelSim**, and it will give their corresponding results separately. Compared to the figure 6, all the results are correct, the counter has a proper and right function.




Figure 6 Counter Schematic Diagram

The result of simulation using University Program VWF:




Figure 7 VWF of Counter

According to the figure 7, it reveals that the counter **dose the binary calculation repeatedly** and performs properly.

The result of simulation using ModelSim:




Figure 8 ModelSim of Counter for the 1st approach

Design Project Page 8 / 38




Figure 9 ModelSim of Counter for the 2nd approach

According to the figure 8 and figure 9, it can observe that the counter is reset when rst = '0' as mentioned. In realistic transmitting, just keep rst = '1' (high), then the signals can be converted properly.

2.4 Section Conclusion

This 4-bit up-counter is a sequential component that can increase (add 1) its own value on each up-edge clock cycle when count enable control input is '1', from "0000" to "1111" repeatedly. It is evident that the counter **wraps around** (also known as rolling over) from the highest value ("1111") to 0 [5] (Vahid, 2011).

In terms of the code of the counter, its function can be achieved using **binary adding calculation**. Turning to its corresponding testbench, it can use both **VWF** or **ModelSim** to simulate the results, while the former one is only the **functional simulation**, and the latter one is used more common which can show the **transient signals** at the same time if necessary. In addition, for the designers, **loop structure** can be adapted to take the place of repeated process, if a briefer structure is required.

As the figures of this section shown above, the results and the performance are all correct.

As for the next section, it will illustrate how to design a **parallel-to-serial converter** using VHDL.

Design Project Page 9 / 38

III. Parallel-to-Serial Converter Design

3.1 Introduction to P2S Converter

As mentioned in section I, in order to make parallel interface devices communicate with serial interface devices, it needs a kind of converter which function is like a bridge between the serial data and parallel data. This bridge is to achieve parallel-to-serial conversion: "conversion of a stream of multiple data elements, received simultaneously, into a stream of data elements transmitted in time sequence, i.e., one at a time" [6] (bldrdoc, 1996). In this project, 8-bit P2S converter will be designed.

3.2 Code Analysis

The 8 bits signals waiting to transmit are parallel, which required to be sent one after another, which needs a conversion using **sequential logic**. In this situation, **counter** will be used as sequential control, which will control the circuit to send one bit when it meets the next binary value. The code can be written as below:

```
architecture Behavior of parallelToSerial is
begin
    with Counter |select
Q <= D(0) when "0001"
                                         --"0000" is for initialization
                    when "0010", --"0001" the 1st bit will be transmitted when "0010", --"0010" the 2nd bit will be transmitted when "0011", --"0011" the 3rd bit will be transmitted
                            "0011", --"0010" the 3rd bit will be transmitted "0100", --...
             D(1)
             D(2)
                    when
                            "0101",
                     when
                            "0110"
                    when
                            "0111
                    when
                            "1000"
                    when
                   when others;
end architecture;
```

Click here to view the whole entity if necessary

The schematic symbol of this process is shown below:



Figure 10 Parallel-to-Serial Block

It uses "with ··· select" statement (object can only be single, and here is Q) similar to case statement (the object can be multiple), which selects for execution one of several alternative sequences of statements; the alternative is chosen based on the value of the associated expression. It uses counter as associated expression; thus, Q will receive the value from D (8-bit) sequentially, taking 8 cycles. For instance, when counter = "0001", Q will output D (0); when counter = "0110", it will output D (5). It should be noticed that Q should be initialized in other time to avoid sending incorrect values. Furthermore, it can implement a buffer as

Design Project Page 10 / 38

receiver to hold the value from transmitter (<u>more details will be shown in the final section</u>, <u>click if want to see right now</u>). In order to clearly reveal its function, the RTL viewer of P2S converter is provided below:




Figure 11 RTL Viewer of P2S Converter

In addition, in order to test and show its function, a corresponding **testbench** is needed. Here shows its testbench code:

```
inst1 : parallelToSerial port map (Data_input, Counters, Qs);
Process
begin
Data_input <= "00100110"; --the input data is "00100110"
for i in 1 to 8 loop
Counters <= Counters + 1;
wait for 10 ns;
end loop;
end process;</pre>
```

Click here to view the whole entity if necessary

As mentioned in section 2.2, loop structure is adapted to use here.

3.3 Working Performance & Results

Both methods, **University Program VWF** and **ModelSim**, will be used in this part of the section. The corresponding results will be shown independently.

The result of simulation using University Program VWF:




Figure 12 VWF of P2S Converter

The result of simulation using ModelSim:

Design Project Page 11 / 38



Figure 13 ModelSim of P2S Converter

As figure 12 and figure 13 shown, it does **not** start to transmit the parallel data **until** the value of counter equals to "0001", before that it **initializes** the value of Q (sets Q = '0', meanwhile does not receive the parallel signals).

In one period:

#1 When counter starts count from "0000", the process will initially set Q = '0' (without this step, the output will be unknown), and it will not receive the data from parallel input.

#2 When counter's value equals to "0001", the output port receives the first bit from parallel data input and sent it out.

#3 When counter's value equals to "0010", the output port receives the second bit from parallel data input and sent it out.

. . .

#9 When counter's value equals to "1000", the output port receives the last bit from parallel data input and sent it out. The transition is done.

#10-#16 Keep Q being low. (For these empty cycles, it will waste the sources; thus, the process can be promoted to some extent. more details will be shown in the final section, click if want to see right now).

More examples will be shown below. It will try to firstly send "10101010", then send "01010101", from lower bit to higher bit, in two neighbour periods:




Figure 14 one example of serialization converter

Design Project Page 12 / 38



Figure 15 another example of serialization converter

The repeated illustration will not be demonstrated again.

By the way, the testbench code of figure 15 is shown below:

Click here to view the whole entity if necessary

At very beginning, the input data **from high bit to low bit** is "10101010", and then process will enter the transmitted period (160 ns), transmitting the bit from high to low. Then, the input data changes into "01010101", and then again will enter the transmitted period. The reason why it chooses 16 here is that **counter counts from "0000" to "1111" will spend 16 cycles**.

3.4 Section Conclusion

In this section, it has demonstrated the **function** of sterilization converter, and at the same time, it has provided the both **code of the parallel-to-serial converter and its corresponding testbench**. Furthermore, it has shown the **results** of two methods to simulate, also with proper **illustration**.

In terms of the next section, it will illustrate how to design a **serial-to-parallel converter**, also known as de-sterilization converter, using VHDL.

Design Project Page 13 / 38

IV. Serial-to-Parallel Converter Design

4.1 Introduction to S2P Converter

In the section III, the parallel has been converted into serial form to transmit, which is not the original parallel form. In order to make the serial data recover back to its original form, the **de-serialization process** is needed. In this section, it will provide **de-serialization converter** for the receiver, which function is to do the **serial-to-parallel conversion**. This conversion means that a stream of data elements received in time sequence, i.e., one at a time, into a data stream consisting of multiple data elements transmitted simultaneously [7] (bldrdoc, 1996). In this project, **8-bit S2P converter** will be designed.

4.2 Code Analysis

The **signals waiting to receive are serial**, which required to be received in sequence, and not until the time when all bits are received, it will output the 8-bit signals **as a whole**. In this situation, **counter** will be used as sequential control, which will control the circuit to receive the signal one by one. In addition, a **buffer** is needed to store the signals for at least 8 cycles (receiving time). After all bits are received, it will **export the data in parallel**. The code can be written as below:

Click here to view the whole entity if necessary

The schematic symbol of this process is shown below:




Figure 16 Serial-to-Parallel Block

Design Project Page 14 / 38

The code uses "if" statement and put it into a process which sensitive list includes "Counter" and "D". When the change of Counter or D happens, it will enter the process, and runs the statement sequentially. "if···then···" is event statement which is an important concept in VHDL. It relates to signals and it occurs on a signal if the current value of that signal changes. In other words, an event on a signal is a change of the signal's value. In this process, if at a time when counter = "xxxx" was true, it would do the corresponding event, passing the value of D to x(i). For instance, if the value of counter at this time was "0111", it would pass the value of the seventh bit to x(6), in order to temporally latch it to wait all bits arriving. When in other time outside transmitting period, it will do nothing.

"with-"select" is also used here for **setting the proper time** to export the parallel data as a whole. As is shown, it ends the receiving process when all bits are accepted. That is when counter is "1000", **Q can export all bits in next cycle ("1001")**, as 8-bit parallel data, while in any other time, **Q** will consistently output "0000_0000". **Without** ""0000_0000" when others", it will persistently export the result in the rest of one period. (it can be set depending on the situations and requirements)

In order to clearly reveal its function, the RTL viewer of S2P converter is provided below:



Design Project Page 15 / 38

In addition, in order to test and show its function, a corresponding **testbench** is needed. Here shows its testbench code:

```
inst1 : serialToParallel port map (Data_input, Counters, Qs);
Process
begin
Data_input <= '0'; Counters <= "0000";
                                                 --initialize both serial data input and counter
                 ; Counters <= Counters + 1; --serial input is '1';counter is "0001"
Data_input wait for 10 ns;
Data_input <=
                  ; Counters <= Counters + 1; --serial input is '0'; counter is "0010"
Data_input <=
Data_input
wait for 10 ns;
Data_input <= wait for 10 ns;
                  ; Counters <= Counters + 1; --serial input is '1'; counter is "0011"
                  ; Counters <= Counters + 1; --...
Data_input <=
wait for 10 ns;
Data_input <=
                  ; Counters <= Counters + 1;
wait for 10 ns;
                0'; Counters <= Counters + 1;
Data_input <=
wait for 10 ns;
Data_input <=
                 '; Counters <= Counters + 1;
wait for 10 ns;
Data_input <=
                  ; Counters <= Counters + 1; --serial input is '0'; counter is "1000"
wait for 10 ns;
end process;
                          Serial data input is "01010101"
Click here to view the whole entity if necessary
```

The first cycle is for initialization, and for the next 8 cycles, it will transmit "01010101".

4.3 Working Performance and Results

Only **ModelSim** will be used in this part of the section, because University Program VWF's result is the same which is not necessary. The corresponding results will be shown below:

The result of simulation using ModelSim:



Figure 18 ModelSim of S2P Converter

As figure 18 shown, it does **not** start to export the parallel data **until** the value of counter equals to "1001", before that, it **initializes** the value of Q and x (buffer) (sets Q, x =

Design Project Page 16 / 38

"0000_0000", when counter equals to "0000").

In one period:

#1 When counter starts count from "0000", the process will initially set Q, $x = "0000_0000"$ (without this step, the output will be unknown), and it will not receive the data from serial input line.

#2 When counter's value equals to "0001", the buffer receives the first bit from serial data input and store it, meanwhile it will not send it to output port.

#3 When counter's value equals to "0010", the buffer receives the second bit from serial data input and store it, meanwhile it will not send it to output port.

٠..

#9 When counter's value equals to "1000", the buffer receives the last bit from serial data input and store it. The transition is done.

#10 When counter's value equals to "1001", the buffer will transmit all the stored values to output port, which will export all data in parallel form, in other words, transmission as a whole. #11-#16 Keep Q, x being low. (For these empty cycles, it will waste the sources; thus, the process can be promoted to some extent. more details will be shown in the final section, click if want to see right now).

One more example will be shown below. It will try to firstly send "01010101", then send "10101010" in two close period:



Figure 19 another example of de-serialization converter

According to the figure 19, its function is correct.

Design Project Page 17 / 38

4.4 Section Conclusion

In this section, it has demonstrated the **function** of de-sterilization converter, and at the same time, it has provided the both **code of the serial-to-parallel converter and its corresponding testbench**. Furthermore, it has shown the **results** of using ModelSim to simulate, also with proper **illustration**.

In terms of the next section, it will illustrate how to combine all the components, **counter**, **serial-to-parallel converter** and **parallel-to-serial converter** together to constitute the final integrated circuit shown in **figure 3**.

Design Project Page 18 / 38

V. Combination Design

5.1 Introduction to Combination Circuit

In section II, III, and IV, it has shown how to build a **counter**, a **serialization converter** and a **de-serialization converter**, respectively. In this section, it will show how to connect them into a whole circuit named **combination circuit** in a proper way, and test its function. In addition, it will also briefly demonstrate **how to download the program onto FPGA board**.

5.2 Connection of Components

In the previous sections, it has created the blocks of a counter and two converters. These bocks (<u>figure.4</u>, <u>figure.10</u>, <u>figure.16</u>) can be connected together in **Block Diagram/Schematic File** in Quartus Prime. The connected blocks' diagram has shown below:




Figure 20 Combination Circuit Diagram

As figure 20 shown, both converters are controlled by a common counter, therefore, their counter's ports should be connected with the counter output port.

Serialization Converter should be connected with De-serialization Converter in series, because the former output is the latter input.

Data should be input from Serialization Converter.

In fact, the connection using this method is not complicated, but it also can be connected using component declaration using VHDL code instead, which seems more complicated. (click to view this alternative method if necessary)

The schematic symbol of this process is shown below:



Figure 21 Combination Block

Design Project Page 19 / 38

In order to clearly reveal its function, the RTL viewer of S2P converter is provided below:




Figure 22 RTL viewer of combination circuit

Instruction:

- 1. **ocs_cll** is the **clock input**. It should be set by manufacture, but when it is used on FPGA board, it should be set by **ALTPL** to send the input clock.
- 2. **onoff** is an **on/off switch**, also a reset bottom, to determine whether the circuit will work or not.
- 3. input_port[7..0] is the parallel data input port which is the initial point of the data.
- 4. **B[3..0]** is the **output port of counter** which will export the counter signals.
- **5. Counter[3..0]** is the **counter input port** of P2S converter.
- 6. **D[7..0]** is the **data input port** of P2S converter.
- 7. Q is the serial data output port of P2S converter.
- 8. Counter[3..0] is the counter input port of S2P converter.
- 9. **D** is the **serial data input port** of S2P converter.
- 10. seriout_port is the serial data output port.
- 11. **Q[7..0]** is the **parallel data output port** of S2P converter.
- 12. output_port[7..0] is the parallel data output port of the whole circuit.

Design Project Page 20 / 38


In addition, in order to test and show its function, a corresponding **testbench** is needed. Here shows its testbench code:

Click here to view the whole entity if necessary

For this test bench, it still uses loop structure. The data waiting to transmit is "1000_1011".

5.3 Working Performance and Results

Only **ModelSim** will be used in this part of the section where the corresponding results will be shown below.



According to figure 23, it performs well.

Intially, the process will initialize all the signals' value, in order to avoid outputting unknown value.

In terms of **sender**, the input parallel data, as mentioned, from higher bit to lower bit is "1000_1011", then it will be serialized and be transmitted in sequence, '1', '1', '0', '1', '0', '0',

Design Project Page 21 / 38

'0', '1', which will take 8 cycles.

Meanwhile, turning to the **receiver**, it will receive the serial stream and store all the bits in a buffer before counter counts to "1001". When the value of counter equals to "1001", the deserialization converter will be triggered to send all the bits out in parallel, "1000_1011", which is the same to the original input.

The rest of the period will do nothing but send low level. This is the end of one working period.

One more example will be shown below. It will try to firstly send "01010101", then send "10101010" in two neighbour periods:




Figure 24 another example of combination circuit

5.4 Download onto FPGA Board

Before downloading the program on FPGA, it needs to be added one more component which is shown below:




Figure 25 ALTPLL Block

Design Project Page 22 / 38

ALTPL can be used to control the clock input from FPGA. The clock and counter should be set properly, otherwise the output phenomenon cannot be captured by human eyes. The light will be on constantly. The counter is suggested to set in following value:

```
process (clk, rst)
begin
if rst = '0' then Binout <= x"000000";
elsif (clk'event and clk='1') then
Binout <= Binout + 1;
end if;
end process;
B (3 downto 0) <= Binout (23 downto 20);</pre>
```

Besides that, it needs to set PIN assignment before being converted to FPGA.

The test video made by writer has uploaded to the internet for readers to view: https://youtu.be/Nglef0AVLOc

5.5 Section Conclusion

In this section, it has initially demonstrated how to build the combination circuit using the components' blocks created in the above sections. In addition, it has illustrated the connection methods to connect the components. Then, it has shown the testbench of the whole circuit. At last, it also gives some results of simulation with some interpretations.

In the following section, it will give an overall conclusion for what the project has done till now.

Design Project Page 23 / 38

VI. Overall Conclusion

Section I. It has illustrated the background of this project, the difference between serial communication and parallel communication, the advantages and drawbacks of these various method to transmit the data. It has given the main aim of this project is to build a **serialization** and **de-serialization converter** using VHDL code.

Section II. It has shown how to set up a **4-bit up-counter** which function is to count from "0000" to "1111" using binary addition. It has also provided the testbench with simulating result of this counter. One of the testbenches is used loop structure, which will be easier for the operator to pre-set before using ModelSim to simulate.

Section III. It has demonstrated how to construct a **parallel-to-serial converter** using "with---select" structure. When it is at the proper time (controlled by the counter), the parallel bits from sender will be sent to a single transmitting line, which means that the data will be converted sequentially. It has also provided the testbench with simulating result of this module.

Section IV. It has demonstrated how to construct a **serial-to-parallel converter** using "if" and "with---select" structures. The data transmitted from the line will be received in order and be stored in a buffer, waiting the right time to convert to the output port (controlled by the counter). It has also provided the testbench with simulating result of this module.

Section V. It has interpreted how to constitute all the components together to be a **combination circuit**. Either of connection using block diagram or component declaration can achieve the links among the different components. It has also provided the testbench with simulating result of this module.

This project has illustrated how to design a counter, both serialization and de-serialization converter using VHDL. In addition, it has also demonstrated how to combine all the aspects together into an integrated circuit. For each part, it has revealed the corresponding testbench whit its result. All the results have shown that the function of this design works properly.

In this report, it has also given some flaws of this design which will be discussed in the following section which will identify future work that can be done including show the limitations of this project design and how could it become more efficient.

Design Project Page 24 / 38

VII. Recommendations for Future Work

7.1 Introduction to Recommendations for Future Work

In this section, it will illustrate some improvement work which will be done in the future, mainly divided into three part. The first one is **implementing a buffer in serialization converter**. The next one is that there are some **resources wasted during transmitting and receiving data bits**. The final part will conclude the future work and give an overall assessment.

7.2 Buffer in Serialization

As it mentioned in <u>section 3.2</u>, a **buffer,** as receiver, has the ability to hold the value from sender. If the transmitting data was disturbed from outside, the bits waiting to serialize would be adversely influenced. For instance, "10101010" changed into "11101010" due to the outside disturbance when counter = "0101", but the seventh bit will **only** be received when the value of counter equals to "0111", which would cause the **error seventh bit receiving**. In this situation, if a buffer was implemented in this process, which function was only received the data when counter = "0000" and **locked values until next period**, it would avoid the above problem.

The code is provided below:

```
process(Counter)
begin
if Counter = "0000" then buff_er <= D; --"0000" buffer will receive and lock the values
else null;
end if;
end process;

with Counter select
Q <= buff_er(0) when "0001", --"0000" is for initialization
0 buff_er(1) when "0010", --"0010" the 1st bit will be transimtted
buff_er(2) when "0011", --"0010" the 2nd bit will be transimtted
buff_er(3) when "0100", --"0011" the 3rd bit will be transimtted
buff_er(4) when "0100",
buff_er(5) when "0111",
buff_er(6) when "0111",
buff_er(7) when "1000",
'0' when others;</pre>
```

Click here to view the whole entity if necessary

Design Project Page 25 / 38

In order to clearly reveal its function, the RTL viewer of S2P converter is provided below:




Figure 26 RTL viewer of P2S Converter with Buffer

Compared with P2S converter without buffer shown in figure 11, it has an extra part constituted by eight latches which have the ability to hold the received bits in one period.

In order to test its new function, a new testbench has been created shown below:

```
inst1 : parallelToSerial port map (Data_input, Counters, Qs);
Process
begin
Data_input <= "10101010";
for i in 1 to 5 loop
Counters <= Counters + 1;
wait for 10 ns;
end loop;
Data_input <= "11101010";
for i in 1 to 11 loop
Counters <= Counters + 1;
wait for 10 ns;
end loop;
end loop;
end process;</pre>
```

Click here to view the whole entity if necessary

It will initially convert "10101010" in the first five cycles, but will change its seventh bit from

Design Project Page 26 / 38

'0' to '1' in next cycle (it has not been received).

The result of simulation using ModelSim:



Figure 27 ModelSim of S2P Converter with Buffer

According to the figure 27, the data waiting to received changes its seventh bit from '0' to '1' when "0101", but the result of the serial output is still correct due to having a buffer.

This serialization converter with buffer can be used when the sender lacking the ability to hold the transmitting bits.

7.3 Resources Waste

In <u>section 3.3</u> and <u>section 4.3</u>, it has mentioned about the resources waste due to empty clock cycle. According to the figure 23, the total transmitting period **only occupies 10 cycles**, leading to the **waste of the rest 6 cycles** from "1010" to "1111". It only makes the use of 5/8 period, which means the next transmitting data needs to wait extra 3/8 period. This inefficient phenomenon should be undermined in the future work.

A multibit memory buffer between serialization and de-serialization converter (stores the data bits from sender until it is filled), a feedback system (informs the condition of the buffer) and asynchronous clock (controls the serialization and de-serialization converter separately) can be added into this system to settle down the above problem. However, due to the requirement of synchronous clock input, this method may take into consideration in the future work.

7.4 Conclusion of Design Project

In the last section, it has interpreted some flaws of this design and give some suggestions to promote its performance.

In the next two sections, before the end of this report, it will initially give the reference list, and then all the code used in this project for readers who can put theory into practice.

Design Project Page 27 / 38

VIII. Reference List

[1] Blom, J. 'Serial Communication' Journal on. Sparkfun, 2009 Retrieved from

https://learn.sparkfun.com/tutorials/serial-communication/all

[2] Naskar, S., Basuli, K, and Sarma, S. 'SERIAL PORT DATA COMMUNICATION USING MODBUS PROTOCOL' Journal on. Ubiquity, Vol 9, issue 3, Jan 28, 2008. Retrieved from

https://ubiquity.acm.org/article.cfm?id=1348477

[3] Tambi, Y. 'Serial Communication' Journal on. Atml AVR, Sep 3, 2013 Retrieved from

http://maxembedded.com/2013/09/serial-communication-introduction/#ParallelComm

[4] Hou, E., '*ECE 394 Digital Systems Laboratory*', p.7, New Jersey Institute of Technology, 2005 Retrieved from

https://web.njit.edu/~gilhc/ECE394/ECE394-VII.htm

[5] Vahid, F. 'Digital Design with RTL Design, VHDL, and Verilog', pp 215-218, Wiley, 2011.

[6] BLDRDOC, 'parallel-to-serial conversion', Aug 23, 1996 Retrieved from

https://www.its.bldrdoc.gov/fs-1037/dir-026/_3840.htm

[7] BLDRDOC, 'serial-to-parallel conversion', Aug 23, 1996 Retrieved from

https://www.its.bldrdoc.gov/fs-1037/dir-032/_4778.htm

Design Project Page 28 / 38

IX. Appendix of Code

Design Project Page 29 / 38

```
/* Project Name: Counter_TestBench1
Author: Timo
                       Date: 2018/10/30 */
               library IEEE;
use IEEE.STD_LOGIC_1164.all;
               use IEEE.STD_LOGIC_ARITH.all;
   8
               use IEEE.STD_LOGIC_UNSIGNED.all;
                entity Counter_TestBench1 is
10
               end Counter_TestBench1;
12
13
               architecture test of Counter_TestBench1 is
14
               component counter is
  Port ( clk : in std_logic;
  rst : in std_logic;
15
16
18
                         B : out std_logic_vector (3 downto 0));
               end component;
signal clks, rsts : std_logic;
signal Bs: std_logic_vector (3 downto 0);
19
20
21
22
23
               begin
25
                         inst1: counter port map (clks, rsts, Bs);
26
27
                        Process
begin
                       begin

rsts <= '0'; clks <= '0'; --1st period, rst,clk='0'
wait for 10 ns;
rsts <= '1'; clks <= '1'; --2nd period, rst='1' while clk='0'
wait for 10 ns;
rsts <= '1'; clks <= '0'; --...
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
28
30
31
32
33
34
37
38
39
40
                       rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
42
43
44
45
46
48
49
50
51
52
53
55
56
5.7
58
                        wait for 10 ns;
rsts <= '1'; clks <= '0';
60
                       rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '1';
wait for 10 ns;
62
63
64
65
68
69
70
71
72
                        wait for 10 ns;

rsts <= '1'; clks <= '1';

wait for 10 ns;

rsts <= '1'; clks <= '0';

wait for 10 ns;
73
74
75
76
```

Design Project Page 30 / 38

```
rsts <= '1'; clks <= '1';
wait for 10 ns;
rsts <= '1'; clks <= '0';
wait for 10 ns;
rsts <= '1'; clks <= '1';
     78
     79
     80
     81
                                        rsts <= '1'; clks <= '1'; wait for 10 ns; rsts <= '1'; clks <= '0'; wait for 10 ns; rsts <= '1'; clks <= '1'; wait for 10 ns; rsts <= '1'; clks <= '0'; wait for 10 ns; rsts <= '1'; clks <= '0'; wait for 10 ns; rsts <= '1'; clks <= '1'; wait for 10 ns; rsts <= '1'; clks <= '0'; wait for 10 ns; rsts <= '1'; clks <= '1'; wait for 10 ns; rsts <= '1'; clks <= '1'; wait for 10 ns; rsts <= '1'; clks <= '0'; wait for 10 ns; rsts <= '1'; clks <= '0'; wait for 10 ns; end process;
     82
     83
     84
     85
     86
     87
     88
     89
      91
     92
     93
      94
      95
      96
      97
     98
                                           end process;
      99
100
                            end architecture;
Click to go back
```

```
/* Project Name: Counter_TestBench
Author: Timo
Date: 2018/10/30 */
   2
   4
        library IEEE;
use IEEE.STD_LOGIC_1164.all;
   5
   6
7
        use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
   8
   9
 10
        entity Counter_TestBench is
 11
12
        end Counter_TestBench;
 13
        architecture test of Counter_TestBench is
 14
 15
        component counter is
            Port ( clk : in std_logic;
rst : in std_logic;
 16
 17
 18
            B : out std_logic_vector (3 downto 0));
 19
         end component;
        signal clks, rsts : std_logic;
signal Bs: std_logic_vector (3 downto 0);
 20
21
 22
 23
24
        begin
             inst1 : counter port map (clks, rsts, Bs);
 25
 26
            Process
  27
            begin
 28
            rsts <= '0'; clks <= '0';
            wait for 10 ns;
for i in 1 to 16 loop --do the following statements 16 times clks <= '0'; rsts <= '1';
 29
  30
 31
            wait for 10 ns;
clks <= '1'; rsts <= '1';
wait for 10 ns;
 32
 33
 34
 35
            end loop;
 36
            end process;
  37
 38
        end architecture;
Click to go back
```

Design Project Page 31 / 38

```
/* Project Name: parallelToSerial converter without buffer
                1
2
3
                                                             Author: Timo
Date: 2018/10/28 */
                 4
                                         library ieee;
use ieee.std_logic_1164.all;
                 6
7
               8
                                          entity parallelToSerial is
                 9
                                                            D: in std_logic_vector(7 downto 0);
Counter: in std_logic_vector(3 downto 0);
Q: out std_logic
          10
          11
          12
          13
                                          );
          14
15
                                          end parallelToSerial;
          16
                                           architecture Behavior of parallelToSerial is
                                                           with Counter select
Q <= D(0) when "0001",
D(1) when "0010",
D(2) when "0011",
D(3) when "0100",
D(4) when "0101",
D(5) when "0110",
D(6) when "0111",
D(7) when "1000",
'0' when others;
architecture:</pre>
--"0000" is for initialization
--"0001" the 1st bit will be transimtted bit will be transimted bit will be transimted bit will be transimted bit will be transimted bit will be tra
          17
                                          begin
          18
          Ī9
          20
21
          22
          23
24
          25
          26
           27
          28
                                          end architecture;
Click to go back
```

```
/* Project Name: P2S_TestBench
Author: Timo
Date: 2018/10/30 */
    3
          library IEEE;
use IEEE.STD_LOGIC_1164.all;
    6
           use IEEE.STD_LOGIC_ARITH.all;
          use IEEE.STD_LOGIC_UNSIGNED.all;
           entity P2S_TestBench is
end P2S_TestBench;
   10
   11
12
13
           architecture test of P2S_TestBench is
   14
   15
           component parallelToSerial is
               port(
D: in std_logic_vector(7 downto 0);
Counter: in std_logic_vector(3 downto 0);
Q: out std_logic
   16
17
   18
   19
   20
21
           end component;
   22
               signal Data_input : std_logic_vector(7 downto 0);
signal Counters : std_logic_vector(3 downto 0) := "1111";
signal Qs : std_logic;
   24
25
   26
   27
   28
29
30
               inst1 : parallelToSerial port map (Data_input, Counters, Qs);
               Process
   31
               begin
               Data_input <= "00100110"; --the input data is "00100110" for i in 1 to 8 loop Counters <= Counters + 1;
   32
   33
               wait for 10 ns; end loop;
   35
   36
   37
               end process;
   38
   39
           end architecture;
Click to go back
```

Design Project Page 32 / 38

```
/* Project Name: P2S_TestBench_plus
Author: Timo
Date: 2018/10/30 */
    123456789
          library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
  10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
           entity P2S_TestBench_plus is
end P2S_TestBench_plus;
           architecture test of P2S_TestBench_plus is
           component parallelToSerial is
  port(
    D: in std_logic_vector(7 downto 0);
    Counter: in std_logic_vector(3 downto 0);
    Q: out std_logic
           end component;
                signal Data_input : std_logic_vector(7 downto 0);
signal Counters : std_logic_vector(3 downto 0) := "1111";
signal Qs : std_logic;
          begin
                inst1 : parallelToSerial port map (Data_input, Counters, Qs);
Process
begin
  30
31
32
33
34
          35
36
37
38
39
40
41
42
43
               end loop;
Data_input <= "0101010101";
for i in 1 to 16 loop
Counters <= Counters + 1;
wait for 10 ns;
end loop;
end process;</pre>
  44
45
           end architecture;
Click to go back
```

Design Project Page 33 / 38

```
/* Project Name: serialToParallel converter
Author: Timo
Date: 2018/10/29 */
          LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH all;
USE IEEE.STD_LOGIC_UNSIGNED all;
          entity serialToParallel is
port(
   D: in std_logic;
   Counter: in std_logic_vector(3 downto 0);
   Q: out std_logic_vector(7 downto 0)
};
  10
  11
12
  14
          );
end serialToParallel;
  15
  16
17
  18
19
20
           architecture Behavior of serialToParallel is
          21
22
23
  24
25
          begin
                                                                               --when either of counter or D changes, the
               process(Counter,D)
          process counter, by --when extrem of counter of b changes, the process will begin begin if Counter = "0000" then x <= "00000000"; --the first cycle is used for initialization elsif Counter = "0001" then x(0) <= D; --"0001" x(0) will receive and store the 1st
  28
  29
           bit
                elsif Counter = "0010" then x(1) \le D;
  30
                                                                                   --"0010" x(1) will receive and store the 2nd
           elsif Counter = "0011" then x(2) <= D;
bit
                                                                                    --"0011" x(1) will receive and store the 3rd
  31
               elsif Counter = "0100" then x(3) <= D;
elsif Counter = "0101" then x(4) <= D;
elsif Counter = "0110" then x(5) <= D;
elsif Counter = "0111" then x(6) <= D;
elsif Counter = "1000" then x(7) <= D;
else null;
end if;
end process;
  32
33
   34
   35
                                                                                     --"1000" the last bit has been received
  37
  38
39
40
          with Counter select
Q <= x when "1001",
output
"00000000" when others;</pre>
  41
42
                                                                                    --"1001" transmit the data from buffer to
                                                                                    --export "0000_0000" in other situations
  43
           end architecture;
  45
Click to go back
```

Design Project Page 34 / 38

```
/* Project Name: S2P_TestBench
Author: Timo
Date: 2018/10/29 */
        library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
  5
  8
        use IEEE.STD_LOGIC_UNSIGNED.all;
        entity S2P_TestBench is
end S2P_TestBench;
10
11
12
        architecture test of S2P_TestBench is
13
14
         component serialToParallel is
       port(
D: in std_logic;
Counter: in std_logic_vector(3 downto 0);
Q: out std_logic_vector(7 downto 0)
16
17
19
        end component;
signal Data_input : std_logic;
signal Counters : std_logic_vector(3 downto 0);
signal Qs : std_logic_vector (7 downto 0);
21
22
23
24
25
26
27
28
             inst1 : serialToParallel port map (Data_input, Counters, Qs);
29
             Process
begin
30
31
             Data_input <= '0'; Counters <= "0000";
                                                                                        --initialize both serial data input and
        counter
             wait for 10 ns;
Data_input <= '1'; Counters <= Counters + 1; --serial input is '1';counter is "0001"
32
             wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1; --serial input is '0'; counter is "0010"</pre>
34
35
             wait for 10 ns;
Data_input <= '1'; Counters <= Counters + 1; --serial input is '1';counter is "0011"</pre>
36
37
             wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1; --...
39
             wait for 10 ns;
Data_input <= '1'; Counters <= Counters + 1;</pre>
40
41
42
             wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
43
44
45
             wait for 10 ns;
Data_input <= '1'; Counters <= Counters + 1;</pre>
             wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;
46
47
48
             wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
49
50
51
             wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
             Data_input <= '0'; Counters <= Counters + 1;
Data_input <= '0'; Counters <= Counters + 1;
wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
52
53
55
56
57
             wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
58
59
             wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
             wait for 10 ns;

Data_input <= '0'; Counters <= Counters + 1;

wait for 10 ns;

Data_input <= '0'; Counters <= Counters + 1;
61
62
64
             wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
             wait for 10 ns;
Data_input <= '1'; Counters <= Counters + 1;</pre>
66
67
             Data_input <= '1'; Counters <= Counters + 1;
wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;
wait for 10 ns;
Data_input <= '1'; Counters <= Counters + 1;
wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;
68
69
70
71
72
73
             wait for 10 ns;
Data_input <= '1'; Counters <= Counters + 1;</pre>
75
             wait for 10 ns;
```

Design Project Page 35 / 38

```
Data_input <= '0'; Counters <= Counters + 1;
             wait for 10 ns;
Data_input <= '1'; Counters <= Counters + 1;
  78
  79
            wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
  80
  81
             wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
  82
  83
            wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
  84
            wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
  86
  87
            wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;
  88
  89
            wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
  90
  91
            wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;
  92
  93
             wait for 10 ns;
Data_input <= '0'; Counters <= Counters + 1;</pre>
  94
  95
  96
             wait:
  97
             end process;
  98
         end architecture;
  99
Click to go back
```

```
/* Project Name: combination_TestBench
Author: Timo
Date: 2018/10/30 */
        library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH all;
  8
        use IEEE STD_LOGIC_UNSIGNED all;
        entity combination_TestBench is
end combination_TestBench;
 10
 11
 12
 13
        architecture test of combination_TestBench is
 14
 15
        COMPONENT combination IS
             PORT
(
 17
                 ocs_cll : IN std_logic;
onoff : IN std_logic;
input_port : IN std_logic_vector (7 DOWNTO 0);
seriout_port : OUT std_logic;
output_port : OUT std_logic_vector (7 DOWNTO 0)
 18
 19
 20
 21
        );
END COMPONENT;
signal osc_clls, onoffs, seriout_ports : std_logic;
signal input ports, output_ports: std_logic_vector
 23
 24
 25
        signal input_ports, output_ports: std_logic_vector (7 downto 0);
 26
27
 28
 29
 30
             inst1 : combination port map (osc_clls, onoffs, input_ports, seriout_ports,
         output_ports);
 31
             Process
 32
             begin
            33
 34
 35
                                                             -- the data waiting to transmit
 36
                                                             -- one transmitting period
 37
 38
 39
 40
41
            input_ports <= "10101010";
for i in 1 to 16 loop
onoffs <= '1'; osc_clls <= '1';
wait for 10 ns;
onoffs <= '1';osc_clls <= '0';</pre>
 42
                                                             -- the data waiting to transmit
 43
                                                             --one transmitting period
 45
 46
             wait for 10 ns;
             end loop;
 48
 49
             end process;
 50
 51
         end architecture;
Click to go back
```

Design Project Page 36 / 38

Design Project Page 37 / 38

```
/* Project Name:P2Swithbuffer_TestBench
    2
                Author: Timo
Date: 2018/10/30 */
    4
5
6
7
8
          library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
          use IEEE.STD_LOGIC_UNSIGNED.all;
  9
10
11
12
13
          entity P2S_TestBench is
end P2S_TestBench;
           architecture test of P2S_TestBench is
  component parallelToSerial is
                port(
    D: in std_logic_vector(7 downto 0);
    Counter: in std_logic_vector(3 downto 0);
    Q: out std_logic
           end component;
                signal Data_input : std_logic_vector(7 downto 0);
signal Counters : std_logic_vector(3 downto 0) := "1111";
signal Qs : std_logic;
          begin
                inst1 : parallelToSerial port map (Data_input, Counters, Qs);
                Process
                begin
Data_input <= "10101010";
for i in 1 to 5 loop
Counters <= Counters + 1;
wait for 10 ns;
end loop;
Data_input <= "11101010";
                Data_input <= "11101010";
for i in 1 to 11 loop
Counters <= Counters + 1;
wait for 10 ns;
end loop;
  41
  42
                end process;
  43
  44
           end architecture;
Click to go back
```

Design Project Page 38 / 38

```
/* Project Name: combination
 1
          Author: Timo
 2
          Date: 2018/11/3 */
 3
 4
 5
      LIBRARY ieee;
      USE ieee.std_logic_1164.all;
 6
7
 8
      LIBRARY work;
 9
10
      ENTITY combination IS
11
          PORT
12
             ocs_cll : IN STD_LOGIC;
onoff : IN STD_LOGIC;
input_port : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
seriout_port : OUT STD_LOGIC;
output_port : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
13
14
15
16
17
18
19
      END combination;
20
21
      ARCHITECTURE bdf_type OF combination IS
22
23
      COMPONENT counter
          PORT(clk : IN STD_LOGIC;
rst : IN STD_LOGIC;
B : INOUT STD_LOGIC_VECTOR(3 DOWNTO 0)
24
25
26
27
      END COMPONENT;
28
29
30
      COMPONENT paralleltoserial
          PORT(Counter : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
D : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
31
32
33
               Q : OUT STD_LOGIC
34
35
      END COMPONENT:
36
37
      COMPONENT serialtoparallel
          PORT(D : IN STD_LOGIC;
Counter : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
38
39
40
               Q : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
41
      END COMPONENT:
42
43
44
45
                 clockcount : STD_LOGIC_VECTOR(3 DOWNTO 0);
      SIGNAL
                  SYNTHESIZED_WIRE_0 : STD_LOGIC;
      SIGNAL
46
47
48
      BEGIN
49
50
      b2v_inst : counter
      PORT MAP(clk => ocs_cll,
51
52
               rst => onoff,
53
               B => clockcount);
54
55
56
      b2v_inst2 : paralleltoserial
      PORT MAP(Counter => clockcount,
57
58
               D => input_port,
59
               Q => SYNTHESIZED_WIRE_0);
60
      PROCESS(SYNTHESIZED_WIRE_0)
61
62
      BEGIN
63
      seriout_port <= SYNTHESIZED_WIRE_0;
64
      END PROCESS;
65
66
      b2v_inst3 : serialtoparallel
      PORT MAP(D => SYNTHESIZED_WIRE_0,
Counter => clockcount,
67
68
69
               Q => output_port);
70
71
72
      END bdf_type;
Click to go back
```