Prof. Dr. Ir. Dr. h. c. Joost-Pieter Katoen

Christian Hensel, Matthias Volk

Introduction to Model Checking (Summer Term 2018)

— Solution 1 (due 30th April) —

General Remarks


- The exercises are to be solved in groups of *three* students. For sheet one, it is acceptable to form groups of two, but for the remaining sheets, we require you to form groups of three. You may use the L2P forum to search for group members.
- You may hand in your solutions for the exercises just before the exercise class starts at 12:15 or by dropping them into the "Introduction to Model Checking" box at our chair. Do *not* hand in your solutions via L2P or via e-mail.
- The solution for the first exercise sheet will be presented in the first exercise class on April 30th.
- Every sheet is worth 20 points. You need at least 40% of the exercise points to be admitted to the exam. If you gain at least 70% of the points of the marked* exercises you get a 0.3 bonus on your grade for the exam. Note that this bonus cannot improve your grade if you failed the exam.

Exercise 1 (2+1+2 Points)

We call a transition system $TS = (S, Act, \rightarrow, S_0, AP, L)$

- action-deterministic if $|S_0| \leq 1$ and $|\operatorname{Post}(s,\alpha)| \leq 1$ for all $s \in S$ and $\alpha \in \operatorname{Act}$, and
- AP-deterministic if $|S_0| \leq 1$ and $|\operatorname{Post}(s) \cap \{s' \in S \mid L(s') = A\}| \leq 1$ for all $s \in S$ and $A \in 2^{\operatorname{AP}}$, where $\operatorname{Post}(s, \alpha) = \{s' \in S \mid \exists (s, \alpha, s') \in \to\}$ and $\operatorname{Post}(s) = \bigcup_{\alpha \in \operatorname{Act}} \operatorname{Post}(s, \alpha)$.

Let the transition system TS_1 be as follows.



- (a) Give the formal definition of TS_1 .
- (b) Specify a finite and an infinite execution of TS₁.
- (c) Decide whether TS₁ is (i) AP-deterministic, and/or (ii) action-deterministic. Justify your answer.

Solution: _

(a) $TS_1 = (S, Act, \rightarrow, S_0, AP, L)$ where

RWTHAACHEN

$$S = \{s_0, \dots, s_4\}$$
 $Act = \{\alpha, \beta, \gamma\}$
 $S_0 = \{s_0\}$ $AP = \{a, b\}$
 $L(s_0) = \{a\}$ $L(s_1) = \{a\}$
 $L(s_2) = \{a, b\}$ $L(s_3) = \{b\}$
 $L(s_4) = \{a, b\}$

Furthermore, $\rightarrow \subseteq S \times Act \times S$ is given as

$$\rightarrow = \{(s_0, \gamma, s_1), (s_0, \alpha, s_2), (s_1, \gamma, s_1), (s_1, \alpha, s_3), (s_1, \beta, s_4) \\ (s_2, \alpha, s_0), (s_2, \beta, s_4), (s_4, \alpha, s_2), (s_4, \gamma, s_3)\}$$

(b) A finite execution is an initial, maximal path fragment that ends in a terminal state. For example:

$$s_0 \xrightarrow{\alpha} s_2 \xrightarrow{\beta} s_4 \xrightarrow{\gamma} s_3$$

An example of an infinite execution is


$$s_0 \xrightarrow{\alpha} s_2 \left(\xrightarrow{\beta} s_4 \xrightarrow{\alpha} s_2 \right)^{\omega}$$

- (c) TS₁ is AP-deterministic. There is no state $s \in S$ and action $\alpha \in Act$ such that two different successors of $s', s'' \in Post(s, \alpha), s' \neq s''$ have the same label (L(s') = L(s'')).
 - TS₁ is action-deterministic. There is no state $s \in S$ that has multiple outgoing transitions labeled with the same $\alpha \in \operatorname{Act}$.

Exercise 2

(1+1+3+1) Points)

Consider the following sequential hardware circuit C.



- (a) Give the functions λ_y , δ_{r_1} and δ_{r_2} that govern the changes to the output and register bits depending on the input bits.
- (b) Formally specify the state space of the transition system TS for the circuit C. Justify your answer.
- (c) Draw the transition system TS for the circuit C using the set of labels $AP = \{x, r_1, r_2, y\}$ assuming that initially the values of the registers are 0. Make sure that **all** formal components of the transition system can be uniquely identified from your picture.
- (d) Determine the set Reach(TS).

Solution 1

Solution:


(a)

$$\lambda_y = r_1 \wedge r_2$$

$$\delta_{r_1} = (x \wedge \neg r_1) \vee (\neg x \wedge r_1) = x \oplus r_1$$

$$\delta_{r_2} = (\neg x \wedge r_2) \vee (x \wedge r_1)$$

- (b) The state space of the transition system TS is $\text{Eval}(\{x, r_1, r_2\}) \cong \mathbb{B}^3$ as it needs to store the values of the input and register bit(s). The values of the output bit are derived from these values and are not stored in the state space.
- (c) The transition system looks as follows where states are denoted in the form $\langle x, r_1, r_2 \rangle$ for readability.



(d) The set of reachable states is

$$\operatorname{Reach}(\operatorname{TS}) = \left\{ \langle 0, 0, 0 \rangle, \langle 1, 0, 0 \rangle, \langle 0, 1, 0 \rangle, \langle 1, 1, 0 \rangle, \langle 0, 0, 1 \rangle, \langle 1, 0, 1 \rangle \right\}.$$

Exercise 3*

(2 + 5 + 1 + 1) Points)

Consider the following mutual exclusion algorithm for two processes P_0 and P_1 .

The pseudo code of the algorithm for process P_i is given as

$$\begin{array}{l} \text{int } \mathsf{k} := \mathsf{0}; \\ \mathsf{b} := [\mathsf{true}, \, \mathsf{true}]; \\ \ell_0 \left\{ \begin{array}{l} \mathsf{while} \; (\mathsf{true}) \; \mathsf{do} \\ b[i] := false; \end{array} \right. \\ \ell_1 \left\{ \begin{array}{l} \mathsf{while} \; (\mathsf{k} \; ! = \mathsf{i}) \; \mathsf{do} \end{array} \right. \\ \left. \ell_2 \left\{ \begin{array}{l} \mathsf{while} \; (\mathsf{not} \; \mathsf{b[1-i]}) \; \mathsf{do} \\ \mathsf{k} := \mathsf{i}; \\ \mathsf{end} \end{array} \right. \\ \left. \ell_3 \left\{ \begin{array}{l} \mathsf{critical_section}; \end{array} \right. \\ \ell_4 \left\{ \begin{array}{l} \mathsf{b[i]} := \mathsf{true}; \end{array} \right. \end{array} \right. \end{array}$$

where b is an array of two Boolean values which are initially true. k is a variable which is either 0 or 1, and initially 0.

(a) Give the program graph representation for a single process. Use the locations $\ell_0, \dots \ell_4$ corresponding to the indicated program fragments.


(b) Give the reachable part of the transition system of $P_0|||P_1$, i.e., $TS(P_0|||P_1)$, over the state space $\langle \ell_i, \ell_j, k, b[0], b[1] \rangle$.

Lehrstuhl für Informatik 2


- *Hint:* If you wish, you may treat the states $\langle \ell_i, \ell_j, 0, b[0], b[1] \rangle$ and $\langle \ell_j, \ell_i, 1, b[1], b[0] \rangle$ to be equivalent. In other words, whenever you encounter a transition to a state with k=1, you may swap the locations of the processes P_0 and P_1 , swap the values of b[0] and b[1], set k to 0, and make the transition target this "new" state instead. This operation considerably reduces the size of the resulting state space.
- (c) Check whether the algorithm ensures mutual exclusion, i.e. both processes are never in their critical section at the same time. Justify your answer.
- (d) Does the algorithm guarantee that every process eventually enters its critical section? Justify your answer.

Solution:

- (a) The program graph for process P_0 is given as $\mathcal{P} = (\text{Loc}, \text{Act}, \text{Effect}, \hookrightarrow, \text{Loc}_0, g_0)$ with:
 - Loc := $\{\ell_0, \ell_1, \ell_2, \ell_3, \ell_4\}$
 - $Loc_0 := \{\ell_0\}$
 - $g_0 := \{k = 0, b = [true, true]\}$
 - Act, Effect and \hookrightarrow as depicted below



(b) The transition system is given as $TS = (S, Act, \rightarrow, S_0, AP, L)$ and depicted below.



(c) The algorithm ensures mutual exclusion. This can be easily seen in the transition system where no state $\langle \ell_3, \ell_3, ... \rangle$ exists. That means there is no state where both processes are in the critical section at the same time.

Solution 1

(d) The algorithm does not ensure that every process eventually enters its critical section. Consider the following path:

$$\langle \ell_0, \ell_0, 0, true, true \rangle \rightarrow \langle \ell_1, \ell_0, 0, false, true \rangle \rightarrow \langle \ell_1, \ell_1, 0, false, false \rangle$$

 $\rightarrow \langle \ell_1, \ell_2, 0, false, false \rangle \rightarrow \langle \ell_2, \ell_1, 0, false, false \rangle \rightarrow \langle \ell_2, \ell_2, 0, false, false \rangle$

After encountering the state $\langle \ell_2, \ell_2, 0, false, false \rangle$ both processes are forever executing the lines while (not b[1-i]) do k:=i; end and the critical section can never be reached again by a process.